


8		7		6		5		4		3		2		1				
1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.												REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE	
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.												34		503014	ENGINEERING RELEASED	05/09/07	?	
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.																		
M72-DVT																		
05/09/2007																		
D																		
C																		
B																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		
A																		



System Block Diagram

SYNC\_MASTER=DEREK

SYNC\_DATE=1/19/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		2	118



Power Block Diagram

SYNC\_MASTER=MARK

SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		3	118







PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0082	1	RES, MF, 1/10W, 9100HM, 5, 0603, SMD, LF	R605		20_INCH_LCD
113S0095	1	RES, MF, 1/10W, 3, 30KOHM, 5, 0603, SMD, LF	R605		24_INCH_LCD

Power Conn / Alias

SYNC\_MASTER=MARK

SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SCALE  
NONE

D


DRAWING NUMBER  
051-7228


SHT  
6

34


REV.  
OF  
118














Current numbers from Merom for Santa Rosa EMTS, doc #20905.

NOTE: SYNCED FROM T9\_MLB, CHANGED SOCKET TO 511S0038 (P)

CPU Power & Ground

SYNC\_MASTER=JAMES SYNC\_DATE=11/09/06

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE DRAWING NUMBER REV.



D 051-7228 34

SCALE NONE SHT 11 OF 118


6X 220UF. 32X 22UF 0805



Resistors to allow for override of CPU VID  
Will probably be removed before production



LAYOUT NOTE:  
PLACE C1235 CLOSE TO CPU

 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7228	REV. 34
	SCALE NONE	SHT 12 OF 118	

8 7 6 5 4 3 2 1

D

C

B

A

8 7 6 5 4 3 2 1

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.  
Use with 920-0451 adapter board to support CPU, NB & SB debugging.

Direction of XDP module  
Please avoid any obstructions  
on even-numbered side of J1300

eXtended Debug Port (XDP)

SYNC\_MASTER=T9\_MLB\_NOME SYNC\_DATE=11/06/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7228 REV. 34

SCALE NONE SHT 13 OF 118

8 7 6 5 4 3 2 1

D

C

B

A

8 7 6 5 4 3 2 1

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.  
Use with 920-0451 adapter board to support CPU, NB & SB debugging.

Direction of XDP module  
Please avoid any obstructions  
on even-numbered side of J1300

eXtended Debug Port (XDP)			
SYNC_MASTER=T9_MLB_NOME		SYNC_DATE=11/06/2006	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			

SIZE	DRAWING NUMBER	REV.
D	051-7228	34

APPLE COMPUTER INC.

SCALE	SHT	OF
NONE	13	118

8 7 6 5 4 3 2 1

D

C

B

A

8 7 6 5 4 3 2 1

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.  
Use with 920-0451 adapter board to support CPU, NB & SB debugging.


Direction of XDP module  
Please avoid any obstructions  
on even-numbered side of J1300

eXtended Debug Port (XDP)			
SYNC_MASTER=T9_MLB_NOME		SYNC_DATE=11/06/2006	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			

SIZE	DRAWING NUMBER	REV.
D	051-7228	34

APPLE COMPUTER INC.

SCALE	SHT	OF
NONE	13	118



8 7 6 5 4 3 2 1

D

C

B

A

8 7 6 5 4 3 2 1

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.  
Use with 920-0451 adapter board to support CPU, NB & SB debugging.

8 7 6 5 4 3 2 1

D

C

B

A

8 7 6 5 4 3 2 1

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.  
Use with 920-0451 adapter board to support CPU, NB & SB debugging.

8 7 6 5 4 3 2 1

D

C

B

A

8 7 6 5 4 3 2 1

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.  
Use with 920-0451 adapter board to support CPU, NB & SB debugging.

Direction of XDP module  
Please avoid any obstructions  
on even-numbered side of J1300

eXtended Debug Port (XDP)

SYNC\_MASTER=T9\_MLB\_NOME SYNC\_DATE=11/06/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7228 REV. 34

SCALE NONE SHT 13 OF 118

8 7 6 5 4 3 2 1

D

C

B

A

8 7 6 5 4 3 2 1

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.  
Use with 920-0451 adapter board to support CPU, NB & SB debugging.


Direction of XDP module  
Please avoid any obstructions  
on even-numbered side of J1300

eXtended Debug Port (XDP)			
SYNC_MASTER=T9_MLB_NOME		SYNC_DATE=11/06/2006	
NOTICE OF PROPRIETARY PROPERTY			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING			
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE			
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART			


SIZE	DRAWING NUMBER	REV.
D	051-7228	34

APPLE COMPUTER INC.

SCALE	SHT	OF
NONE	13	118







NB PEG / Video Interfaces

SYNC\_MASTER=TS\_MLB

SYNC\_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE

D

DRAWING NUMBER

051-7228

REV.

34

SCALE

NONE


SHT

15

OF

118





NB DDR2 Interfaces

SYNC\_MASTER=T9\_MLB SYNC\_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		17	118





NB Power 1

SYNC\_MASTER=T9\_MLB SYNC\_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7228	REV. 34
	SCALE NONE	SHT 18	OF 118



NB Power 2

SYNC\_MASTER=T9\_MLB SYNC\_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		19	118








NB Standard Decoupling	
SYNC_MASTER=JAMES	SYNC_DATE=11/03/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		21	118

Current numbers from Crestline EDS, doc #21749.







SB Enet, Disk, FSB, LPC	
SYNC_MASTER=T9_MLB_NAME	SYNC_DATE=05/07/2007
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	



NOTE: GNT[0-3]# have internal 20K pull-ups enabled only when PCIRST# = 0 and PWROK = 1  
If used, ensure GNT2# is not low when PWROK rises, or PCIe ports 5 & 6 will be disabled.



SB PCI, PCIe, DMI, USB

SYNC\_MASTER=T9\_MLB\_NAME SYNC\_DATE=05/07/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART









8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---



## C




## A



--	--

4



SYNC_MASTER=DAVE_MASTER	SYNC_DATE=N/A
-------------------------	---------------

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

	SIZE	DRAWING NUMBER
--	------	----------------

 APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051-7228
---	----------


SCALE	SHT	28	OF	118
NONE				

[illegible]

1

[illegible]

D

C

B

A

D

C

B

A

8

7

6


5

4

3

2

1



FCT_SEL	PIN 6	PIN 7	PIN 10	PIN 11
0	DOT_96+	DOT_96-	LCD_CLK+	LCD_CLK-
1	27M	27M w/SS	SRC_0+	SRC_0-

(For Internal Graphics)  
(For External Graphics)

Clock (CK505)

SYNC\_MASTER=JAMES

SYNC\_DATE=11/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D

DRAWING NUMBER 051-7228

REV. 34

SCALE NONE

SHT 29 OF 118





Power aliases required by this page:

- =PP1V8\_S3\_MEM
- =PP0V9\_S3\_MEM\_VREF
- =PPSPD\_S0\_MEM (2.5V - 3.3V)

---

Signal aliases required by this page:

- =I2C\_MEM\_SCL
- =I2C\_MEM\_SDA


---


BOM options provided by this page:


(NONE)

---

NOTE: This page does not supply VREF.  
The reference voltage must be provided  
by another page.







Memory Active Termination

SYNC\_MASTER=JAMES SYNC\_DATE=12/04/2006


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




3.3V S3 CURRENT	D0-D2, D3HOT	D3COLD
MAX CONT.	1100MA	250MA
MAX PEAK	2750MA	2750MA
1.5V CURRENT	375MA	N/A
MAX CONT.	500MA	N/A
MAX PEAK		

NOTE: CURRENT DATA PER 5/16/2005 PCIE MINI CEM ECN

STANDOFF FOR J3400

SDF3400  
STDOFF-40D5.6H-1.35-TH



PCI-E MiniCard Connector

SYNC\_MASTER=DOUG SYNC\_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7228	34
SCALE	SHT	OF
NONE	34	118





Page Notes

Power aliases required by this page:  
- =PP3V3\_ENET\_PHY (EC / Ultra)  
- =PP1V9R2V5\_ENET\_PHY (2.5V / 1.8V)  
- =YUKON\_EC\_PP2V5\_ENET (2.5V / GND)  
- =PP1V2\_ENET\_PHY

Signal aliases required by this page:  
- =ENET\_CLKREQ\_L (NC/TP for Yukon EC)  
- =ENET\_VMAIN\_AVLBL (See note by pin)

BOM options provided by this page:  
YUKON\_EC - Selects Yukon EC RSET value.  
YUKON\_ULTRA - Selects Yukon Ultra RSET.

NOTE: See bottom of page for instructions for dual Yukon EC / Yukon Ultra schematic support.

Yukon EC		Yukon Ultra	
No link:	171 mA	No link:	130 mA
10 Mbps:	179 mA	10 Mbps:	130 mA
100 Mbps:	203 mA	100 Mbps:	150 mA
1000 Mbps:	426 mA	1000 Mbps:	290 mA

Yukon EC		Yukon Ultra	
No link:	4 mA	No link:	60 mA
10 Mbps:	4 mA	10 Mbps:	70 mA
100 Mbps:	4 mA	100 Mbps:	70 mA
1000 Mbps:	4 mA	1000 Mbps:	80 mA

Yukon EC (2.5V)		Yukon Ultra (1.8V)	
No link:	82 mA	No link:	0 mA
10 Mbps:	108 mA	10 Mbps:	30 mA
100 Mbps:	126 mA	100 Mbps:	40 mA
1000 Mbps:	218 mA	1000 Mbps:	150 mA

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0386	1	IC,88E8058,GIGABIT ENET XCVR,64P QFN	U3700	CRITICAL	YUKON_ULTRA
341S2060	1	IC,FLASH,88E8058 ETHERNET VPD,IIC,S08	U3780	CRITICAL	YUKON_ULTRA
338S0270	1	IC,88E8058,GIGABIT ENET XCVR,64P QFN	U3700	CRITICAL	YUKON_EC
341S1797	1	IC,EEPROM,SERIAL IIC,8KBIT,S08	U3780	CRITICAL	YUKON_EC
114S0285	1	RES,4.87K,1%,1/16W,0402,LF	R3760		YUKON_EC

To support Yukon EC and Ultra on the same board:

- ALIAS =YUKON\_EC\_PP2V5\_ENET TO PP1V9R2V5\_ENET\_PHY\_AVDD, ADD 1X 0.1uF AND 1X 0.001uF CAPS
- USE 0-OHM RESISTORS OR VARIABLE SUPPLY TO PROVIDE 1.8V OR 2.5V TO =PP1V9R2V5\_ENET\_PHY and magnetics. Can also use BCP69T1 connected to CTRL18 pin 4 for internal VR.
- Connect =ENET\_CLKREQ\_L to clock generator via 0-ohm resistor (BOMOPTION: YUKON\_ULTRA)
- Use YUKON\_EC and YUKON\_ULTRA BOMOPTIONS to select stuffed part

Ethernet (Yukon)

SYNC\_MASTER=DOUG SYNC\_DATE=11/08/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7228 REV. 34

SCALE NONE SHT 37 OF 118




YUKON T9 ALIASES

TP YUKON\_CTRL18 = ENET\_CTRL19R25  
TP YUKON\_CTRL12 = ENET\_CTRL12  
=ENET\_VMAIN\_AVLBL = =PP3V3\_S0\_ENET

YUKON/ULTRA SUPPORT  
SYNC\_MASTER=DOUG SYNC\_DATE=(10/02/2006)  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7228	REV. 34
	SCALE NONE	SHT 38	OF 118



ETHERNET CONNECTOR

SYNC\_MASTER=DOUG

SYNC\_DATE=11/06/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		39	118



FW: 1394B CONTROLLER

SYNC\_MASTER=M78\_MLB

SYNC\_DATE=12/15/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		40	118




## FW643 1.0V GENERATION




## FW643 DECOUPLING


NOTE: PLACE 1 CAP CLOSE TO EACH POWER PIN ON U4000



## 1394 PHY DATA/STROBE OPTIONS



## FW 3.3V FILTERING



## FW PCIE ALIASES

19	<u>TP_PCIE_FW_R2D_C_N</u>	<u>==</u>	<u>PCIE_FW_R2D_C_N</u>	33
			MAKE_BASE=TRUE	
19	<u>TP_PCIE_FW_R2D_C_P</u>	<u>==</u>	<u>PCIE_FW_R2D_C_P</u>	33
			MAKE_BASE=TRUE	
33	<u>PCIE_FW_D2R_N</u>	<u>==</u>	<u>TP_PCIE_FW_D2R_N</u>	19
	MAKE_BASE=TRUE			
33	<u>PCIE_FW_D2R_P</u>	<u>==</u>	<u>TP_PCIE_FW_D2R_P</u>	19
	MAKE_BASE=TRUE			

FW: 1394B MISC

SYNC_MASTER=DOUG	SYNC_DATE=10/10/2006
------------------	----------------------

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

SIZE	DRAWING NUMBER
------	----------------



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
------	----------------	------


D	051-7228	34
---	----------	----

D		
---	--	--

SCALE	SHT 42 OF 118
-------	---------------

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---





12 VOLTS  
7 WATTS MAX PER PORT

Termination  
Place close to FireWire PHY

3rd TPA/TPB pair unused

NOTE: AGERE'S RECOMMENDATION FOR UNUSED PORTS


ESD Rail


"Snapback" & "Late VG" Protection


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
155S0232	155S0289		FL4300, FL4310	49REGINAL TOKO CHOKE

FIREWIRE CONNECTORS	
SYNC_MASTER=DOUG	SYNC_DATE=10/10/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		43	118







PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
155S0232	155S0289		ALL	ORIGINAL TORO CHOKE

UNUSED EXTERNAL USB PORT(S)

103 24	USB_EXTD_N	==	TP USB_EXTD_N
			MAKE_BASE=TRUE
			SB HAS INTERNAL 15K PULL-DOWNS
103 24	USB_EXTD_P	==	TP USB_EXTD_P
			MAKE_BASE=TRUE

EXTERNAL USB CONNECTORS

SYNC\_MASTER=DOUG SYNC\_DATE=12/11/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.


SIZE	DRAWING NUMBER	REV.
D	051-7228	34
SCALE	SHT	OF
NONE	46	118

CAMERA POWER FILTERING




LAYOUT NOTE:  
PLACE C4700, C4701 & L4700  
NEAR J4700 PINS 4 AND 5 IN THE  
ORDER LISTED, AND NOT ON  
BOTH SIDES OF THE PIN.


M13D (Bluetooth) Connector



CAMERA CONNECTOR



UNUSED INTERNAL USB PORTS



Internal USB Connections

SYNC\_MASTER=M78\_MLB SYNC\_DATE=12/15/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART





APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7228	34
SCALE	SHT	OF
NONE	47	118









LPC+ Debug Connector

SYNC\_MASTER=T9\_MLB\_NAME

SYNC\_DATE=05/07/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		51	118



SMBUS CONNECTIONS

SYNC\_MASTER=DAVE\_MASTER

SYNC\_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



CPU POWER SENSE CALIBRATION CIRCUIT

Switches in fixed load on power supplies to calibrate current sense circuits

M78 SET FOR APPROX 3V AT 5A ON PWRSRC  
MXM-HE CAN GO TO 16A, BUT M78  
CARDS TARGET MAX 55W AT 12V

SCALE	COUNT
1.6461 A/V	.005309969 A/COUNT
ADC IS 10BIT 0 TO 1023	0 TO 3.3V

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BCM OPTION
114S0264	1	RES,3.01K,1%,402	R5351	20_INCH_LCD
114S0254	1	RES,2.43K,1%,402	R5351	24_INCH_LCD

Current & Voltage Sensing

SYNC\_MASTER=DAVE\_MASTER SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	NONE	SHT	53 OF 118





Thermal Sensors		
SYNC_MASTER=DAVE_MASTER		SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		55	118



HD AND OD FAN

SYNC\_MASTER=DAVE\_MASTER SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		56	118




CPU FAN		
SYNC_MASTER=DAVE_MASTER		SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7228	REV. 34
	SCALE NONE	SHT 57	OF 118








ALS Support	
SYNC_MASTER=DAVE_MASTER	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	


 APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7228	REV. 34
	SCALE NONE	SHT 58	OF 118








POWER SEQUENCING BLOCK DIAGRAM	
SYNC_MASTER=MARK	SYNC_DATE=N/A
<p>NOTICE OF PROPRIETARY PROPERTY</p> <p>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</p> <p>I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</p> <p>II NOT TO REPRODUCE OR COPY IT</p> <p>III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</p>	

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
	SCALE	SHT OF	
	NONE	69 118	





PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0333	1	RES,MTL FILM,1/16W,15.8K,1,0402,SM,LF	R7116		HIGH_TDP
114S0327	1	RES,MTL FILM,1/16W,13.7K,1,0402,SM,LF	R7116		LOW_TDP

TO SUPPORT LOW TDP MEROM AND HIGH TDP MEROM ON SAME BOARD:

- 35W TDP: 55A CONTINUOUS CURRENT  
SET R7116 TO 13.7K; OC TRIP POINT OF 65.2A
- 55W TDP: 64A CONTINUOUS CURRENT  
SET R7116 TO 15.8K; OC TRIP POINT OF 75.2A

DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	3/2-PHASE	CCM
0	1	0	2/1-PHASE	CCM
1	0	1	3/2-PHASE	DCM
1	0	0	2/1-PHASE	DCM

IMVP6 CPU VCore Regulator

SYNC\_MASTER=MARK

SYNC\_DATE=N/A


NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT OF	
NONE		72 118	




1.5V S0 & 1.05V SO RAILS



1.5V S0  
M72/78  
POWER BUDGET  
PEAK=2.77A  
AVE=2.45A

1.05V S0  
M72/M78  
POWER BUDGET  
PEAK=3.43A  
AVE=3.03A


PLANE SHORTING RESISTORS



1.5V / 1.05V SUPPLIES  
SYNC\_MASTER=MARK SYNC\_DATE=N/A  
NOTICE OF PROPRIETARY PROPERTY  
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



1.25V S0 & MCH CORE RAILS



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0342	1	RES,MTL FILM,1/16W,19.6K,1,0402,SMD,LF	R7491		CR_STD
114S0309	1	RES,MTL FILM,1/16W,8.66K,1,0402,SMD,LF	R7491		CR_E

1.25V / MCH CORE SUPPLIES

SYNC\_MASTER=MARK SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE	NONE	SHT	74 OF 118







5V S5 & 3.3V S3 RAILS

5V S5  
M72/M78  
POWER BUDGET  
M72 PEAK=12.0A  
M72 AVE=6.83A  
M78 PEAK=8.91A  
M78 AVE=5.33A

3.3V S3  
M72/M78  
POWER BUDGET  
PEAK=6.06A  
AVE=3.06A

5V S5 / 3.3V S3 SUPPLIES		
SYNC_MASTER=MARK		SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7228	REV. 34
	SCALE NONE	SHT 76	OF 118



State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0

3.3V / 2.5V POWER SUPPLIES	
SYNC_MASTER=MARK	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
III NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	




APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051-7228	34
---	----------	----

b		

SCALE	SHT	OF
NONE	77	118




	I	Rds (on)	Vgs +/-
IRF7410	13A	7mOHM	8V
IRF7413	9.6A	18mOHM	20V
FDS4435	8.8A	35mOHM	25V
IRF7406	5.8A	70mOHM	20V
IRF6402	3.7A	65mOHM	12V
SI2302	1.6A	115mOHM	8V

S3 & S0 FETs

SYNC\_MASTER=MARK SYNC\_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.

SIZE D	DRAWING NUMBER 051-7228	REV. 34
SCALE NONE	SHT 78	OF 118



Page Notes

Power aliases required by this page:  
- =PP12V\_S0\_MXM  
- =PP5V\_S0\_MXM  
- =PP1V8\_S0\_MXM


Signal aliases required by this page:  
(NONE)

BOM options provided by this page:  
(NONE)

Note: PCI-E Lanes are reversed to untangle routes  
Need to stuff config strap using BOM option NBCFG\_PEG\_REVERSE  
Polarity is also inverted (Tx+ goes to Rx-) to untangle routes

MXM SPEC POWER REQUIREMENTS  
(NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT



MXM PCI-E & PWR

SYNC\_MASTER=M78\_MLB SYNC\_DATE=11/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING  
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE  
II NOT TO REPRODUCE OR COPY IT  
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7228	34
SCALE	SHT	OF
NONE	84	118

Page Notes

Power aliases required by this page:

- =PP3V3\_S0\_MXM
- =PP2V5\_S0\_MXM

Signal aliases required by this page:

- =SMB\_GPU\_THRM\_DATA
- =SMB\_GPU\_THRM\_CLK

BOM options provided by this page:

24\_INCH\_LCD


MXM SPEC POWER REQUIREMENTS

(NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT

MXM SYSTEM INFORMATION ROM


PLACE CLOSE TO J8400



=PP3V3\_S0\_MXM



=PP3V3\_S0\_MXM



=PP3V3\_S0\_MXM



=PP3V3\_S0\_MXM



=PP3V3\_S0\_MXM



=PP3V3\_S0\_MXM



=PP3V3\_S0\_MXM



=PP3V3\_S0\_MXM




=PP3V3\_S0\_MXM



=PP3V3\_S0\_MXM



=PP3V3\_S0\_MXM



=PP3V3\_S0\_MXM



=PP3V3\_S0\_MXM




=PP3V3\_S0\_MXM




=PP3V3\_S0\_MXM



=PP3V3\_S0\_MXM




=PP3V3\_S0\_MXM




=PP3V3\_S0\_MXM

J8400  
ASOB326-S43B-7F  
F-RT-SM  
(2 OF 2)




R8505



REMOVE THESE RESISTORS IN PROTO 2  
IF THIS PIN CONFIRMED TO BE USED  
FOR MXM\_SPDIF IN

24\_INCH\_LCD

R8503



TO INTERNAL PANEL

INV EN BL OR PANEL ID. 6 28

=PP2V5\_S0\_MXM 6

=PP3V3\_S0\_MXM 6 85

MXM I/O

SYNC\_MASTER=M78\_MLB SYNC\_DATE=11/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART




APPLE COMPUTER INC.

SIZE D DRAWING NUMBER 051-7228 REV. 34

SCALE NONE SHT 85 OF 118







External Display Conns

SYNC\_MASTER=M78\_MLB SYNC\_DATE=11/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7228	34
SCALE		SHT	OF
NONE		94	118






SIZE D	DRAWING NUMBER 051-7228	REV. 34
SCALE NONE	SHT 98	OF 118











## PCI Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCI_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCI	*	*	STANDARD

CHANGED TO 0.1MM SPACING AS THERE ARE NO PCI DEVICES

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

## Controller Link (AMT) Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLINK_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLINK	*	*	SPACING_0.18MM
CLINK_VREF	*	*	SPACING_0.3MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_12MIL	*	=STANDARD	0.3 MM	0.125 MM	7.5 MM	=STANDARD	=STANDARD

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

## Ethernet (Yukon) Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
ENET_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	*	*	SPACING_0.5MM
ENET_MDI	ENET_MDI_TERM	*	SPACING_0.2MM

SOURCE: Based on Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING		NET_TYPE	
	PCT_568	PCT		PCI_AD<18..0>	24 28
	PCT_568	PCT		PCI_AD<19>	24 28
	PCT_568	PCT		PCI_AD<20>	24 28
	PCT_568	PCT		PCI_AD<31..21>	24 28
	PCT_568	PCT		PCI_PAR	24 28
	PCT_568	PCT		PCI_C_BE_L<3..0>	24 28
	PCT_568	PCT		PCI_IRDY_L	24
	PCT_568	PCT		PCI_DEVSEL_L	24
	PCT_568	PCT		PCI_PERR_L	24
	PCT_568	PCT		PCI_LOCK_L	24
	PCT_568	PCT		PCI_SERR_L	24
	PCT_568	PCT		PCI_STOP_L	24
	PCT_568	PCT		PCI_TRDY_L	24
	PCT_568	PCT		PCI_FRAME_L	24
	PCT_568	PCT		PCI_FW_REQ_L	24
	PCT_568	PCT		PCI_FW_GNT_L	24
	PCT_568	PCT		PCI REQ1_L	7 24
	PCT_568	PCT		PCI GNT1_L	
	PCT_568	PCT		PCI REQ2_L	7 24
	PCT_568	PCT		PCI GNT2_L	
	INT_PIRQA_I	PCT_568	PCT	INT_PIROA_L	24
	INT_PIRQB_I	PCT_568	PCT	INT_PIROB_L	24
	INT_PIRQC_I	PCT_568	PCT	INT_PIROC_L	24
	INT_PIQOD_I	PCT_568	PCT	INT_PIROD_L	24
	INT_PIROS_I	PCT_568	PCT	INT_PIROE_L	24
	INT_PIRQF_I	PCT_568	PCT	INT_PIROF_L	24
	PCIE_A_R2D	PCIE_1000	PCIE	PCIE_MINI_R2D_C_P	24 34
		PCIE_1000	PCIE	PCIE_MINI_R2D_C_N	24 34
	PCIE_A_D2R	PCIE_1000	PCIE	PCIE_MINI_D2R_P	7 24 34
		PCIE_1000	PCIE	PCIE_MINI_D2R_N	7 24 34
	PCIE_B_R2D	PCIE_1000	PCIE	PCIE_ENET_R2D_C_P	24 37
		PCIE_1000	PCIE	PCIE_ENET_R2D_C_N	24 37
	PCIE_B_D2R	PCIE_1000	PCIE	PCIE_ENET_D2R_P	7 24 37
		PCIE_1000	PCIE	PCIE_ENET_D2R_N	7 24 37
	PCIE_C_R2D	PCIE_1000	PCIE	PCIE_FW_R2D_C_P	40 42
		PCIE_1000	PCIE	PCIE_FW_R2D_C_N	40 42
	PCIE_C_D2R	PCIE_1000	PCIE	PCIE_FW_D2R_P	7 40 42
		PCIE_1000	PCIE	PCIE_FW_D2R_N	7 40 42
	GLAN_COMP			GLAN COMP	23
	CLINK_NB	CLINK_558	CLINK	CLINK_NB_CLK	7 16 25
	CLINK_NB	CLINK_558	CLINK	CLINK_NB_DATA	7 16 25
	CLINK_NB_RESET_I	CLINK_558	CLINK	CLINK_NB_RESET_L	16 25
	NB_CLINK_VREF	CLINK_12MIL	CLINK_VREF	NB CLINK VREF	16
	S0_CLINK_VREF0	CLINK_12MIL	CLINK_VREF	S0 CLINK VREF0	25
	S0_CLINK_VREF1	CLINK_12MIL	CLINK_VREF	S0 CLINK VREF1	25
BKSD			PWR	PP1V9R2V5 ENET PHY AVDD	37 39
FIRD			PWR	PP1V9R2V5 S3 ENET R	
ENET			ENET_MDI_TERM	ENET MDIO	37
ENET			ENET_MDI_TERM	ENET MDI1	37
ENET			ENET_MDI_TERM	ENET MDI2	37
ENET			ENET_MDI_TERM	ENET MDI3	37
	ENET_MDIO	ENET_1000	ENET_MDI	ENET MDI P<0>	37 39
		ENET_1000	ENET_MDI	ENET MDI N<0>	37 39
	ENET_MDI1	ENET_1000	ENET_MDI	ENET MDI P<1>	37 39
		ENET_1000	ENET_MDI	ENET MDI N<1>	37 39
	ENET_MDI2	ENET_1000	ENET_MDI	ENET MDI P<2>	37 39
		ENET_1000	ENET_MDI	ENET MDI N<2>	37 39
	ENET_MDI3	ENET_1000	ENET_MDI	ENET MDI P<3>	37 39
		ENET_1000	ENET_MDI	ENET MDI N<3>	37 39

## SB Constraints (2 of 2)

```

SYNC_MASTER=(MASTER)

```

SYNC\_DATE=(10/02/2006)

## NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY  
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR  
AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN

CEP	EDAMING NEEDED
-----	----------------



APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
------	----------------	------

D	051-7228
---	----------


34

SCALE	SHT	104	OF	118
NONE				

SCALE	NON
-------	-----

SHT 104 OF 118

8		7		6		5		4		3		2		1						
Clock Signal Constraints																				
NET_PHYSICAL_TYPE			AREA_TYPE			PHYSICAL_RULE_SET			NET_SPACING_TYPE1			NET_SPACING_TYPE2			AREA_TYPE			SPACING_RULE_SET		
CLK_FSB_100D			*			100_OHM_DIFF			CLK_FSB			*			*			CLK_SPACING_0.6MM		
CLK_PCIE_100D			*			100_OHM_DIFF			CLK_PCIE			*			*			CLK_SPACING_0.5MM		
CLK_MED_55S			*			55_OHM_SE			CLK_MED			*			*			CLK_SPACING_0.5MM		
SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6																				
Clock Net Properties																				
ELECTRICAL_CONSTRAINT_SET																				
NET_TYPE																				
PHYSICAL																				
SPACING																				
CK505_CPU																				
CK505_CPU																				
CK505_NB																				
CK505_NB																				
CK505_ITP																				
CK505_ITP																				
CK505_PCIF0																				
CK505_PCIF1																				
CK505_PCIF1																				
CK505_PCT3																				
CK505_PCT3																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				
CK505_PCT5																				



Preliminary

8	7	6	5	4	3	2	1																																																																																																																																																																																																																																																																																																																																																																			
<table><tr><td>SPACING_RULE_SET</td><td>LAYER</td><td>LINE-TO-LINE SPACING</td><td>WEIGHT</td></tr><tr><td>GND</td><td>*</td><td>=STANDARD</td><td>900</td></tr><tr><td>PWR</td><td>*</td><td>=STANDARD</td><td>900</td></tr></table>				SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	GND	*	=STANDARD	900	PWR	*	=STANDARD	900	<table><tr><td>SPACING_RULE_SET</td><td>LAYER</td><td>LINE-TO-LINE SPACING</td><td>WEIGHT</td></tr><tr><td>GND_P2MM</td><td>*</td><td>0.20 MM</td><td>1000</td></tr><tr><td>PWR_P2MM</td><td>*</td><td>0.20 MM</td><td>1000</td></tr></table>				SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	GND_P2MM	*	0.20 MM	1000	PWR_P2MM	*	0.20 MM	1000																																																																																																																																																																																																																																																																																																																																											
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																							
GND	*	=STANDARD	900																																																																																																																																																																																																																																																																																																																																																																							
PWR	*	=STANDARD	900																																																																																																																																																																																																																																																																																																																																																																							
SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT																																																																																																																																																																																																																																																																																																																																																																							
GND_P2MM	*	0.20 MM	1000																																																																																																																																																																																																																																																																																																																																																																							
PWR_P2MM	*	0.20 MM	1000																																																																																																																																																																																																																																																																																																																																																																							
<table><tr><td>NET_SPACING_TYPE1</td><td>NET_SPACING_TYPE2</td><td>AREA_TYPE</td><td>SPACING_RULE_SET</td></tr><tr><td>MEM_CLK</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>MEM_CMD</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>MEM_CTRL</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>MEM_DATA</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>MEM_DQS</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>MEM_CLK</td><td>PWR</td><td>*</td><td>PWR_P2MM</td></tr><tr><td>MEM_CMD</td><td>PWR</td><td>*</td><td>PWR_P2MM</td></tr><tr><td>MEM_CTRL</td><td>PWR</td><td>*</td><td>PWR_P2MM</td></tr><tr><td>MEM_DATA</td><td>PWR</td><td>*</td><td>PWR_P2MM</td></tr><tr><td>MEM_DQS</td><td>PWR</td><td>*</td><td>PWR_P2MM</td></tr></table>				NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	MEM_CLK	GND	*	GND_P2MM	MEM_CMD	GND	*	GND_P2MM	MEM_CTRL	GND	*	GND_P2MM	MEM_DATA	GND	*	GND_P2MM	MEM_DQS	GND	*	GND_P2MM	MEM_CLK	PWR	*	PWR_P2MM	MEM_CMD	PWR	*	PWR_P2MM	MEM_CTRL	PWR	*	PWR_P2MM	MEM_DATA	PWR	*	PWR_P2MM	MEM_DQS	PWR	*	PWR_P2MM	<table><tr><td>NET_SPACING_TYPE1</td><td>NET_SPACING_TYPE2</td><td>AREA_TYPE</td><td>SPACING_RULE_SET</td></tr><tr><td>CLK_FSB</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>CPU_COMP</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>CPU_GTLREF</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>CPU_VCCSENSE</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>FSB_DSTB</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr></table>				NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	CLK_FSB	GND	*	GND_P2MM	CPU_COMP	GND	*	GND_P2MM	CPU_GTLREF	GND	*	GND_P2MM	CPU_VCCSENSE	GND	*	GND_P2MM	FSB_DSTB	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																															
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																							
MEM_CLK	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																							
MEM_CMD	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																							
MEM_CTRL	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																							
MEM_DATA	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																							
MEM_DQS	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																							
MEM_CLK	PWR	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																							
MEM_CMD	PWR	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																							
MEM_CTRL	PWR	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																							
MEM_DATA	PWR	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																							
MEM_DQS	PWR	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																							
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																							
CLK_FSB	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																							
CPU_COMP	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																							
CPU_GTLREF	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																							
CPU_VCCSENSE	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																							
FSB_DSTB	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																							
<table><tr><td>PCIE</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>SATA</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>USB</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>CLK_PCIE</td><td>PWR</td><td>*</td><td>PWR_P2MM</td></tr><tr><td>DMI</td><td>PWR</td><td>*</td><td>PWR_P2MM</td></tr><tr><td>SATA</td><td>PWR</td><td>*</td><td>PWR_P2MM</td></tr><tr><td>USB</td><td>PWR</td><td>*</td><td>PWR_P2MM</td></tr></table>				PCIE	GND	*	GND_P2MM	SATA	GND	*	GND_P2MM	USB	GND	*	GND_P2MM	CLK_PCIE	PWR	*	PWR_P2MM	DMI	PWR	*	PWR_P2MM	SATA	PWR	*	PWR_P2MM	USB	PWR	*	PWR_P2MM	<table><tr><td>NET_SPACING_TYPE1</td><td>NET_SPACING_TYPE2</td><td>AREA_TYPE</td><td>SPACING_RULE_SET</td></tr><tr><td>LVDS</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr></table>				NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	LVDS	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																															
PCIE	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																							
SATA	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																							
USB	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																							
CLK_PCIE	PWR	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																							
DMI	PWR	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																							
SATA	PWR	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																							
USB	PWR	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																							
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																							
LVDS	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																							
<table><tr><td>NET_SPACING_TYPE1</td><td>NET_SPACING_TYPE2</td><td>AREA_TYPE</td><td>SPACING_RULE_SET</td></tr><tr><td>CLK_PCIE</td><td>PWR</td><td>*</td><td>PWR_P2MM</td></tr></table>				NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	CLK_PCIE	PWR	*	PWR_P2MM	<table><tr><td>NET_SPACING_TYPE1</td><td>NET_SPACING_TYPE2</td><td>AREA_TYPE</td><td>SPACING_RULE_SET</td></tr><tr><td>CLK_PCIE</td><td>PWR</td><td>*</td><td>PWR_P2MM</td></tr></table>				NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	CLK_PCIE	PWR	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																			
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																							
CLK_PCIE	PWR	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																							
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																							
CLK_PCIE	PWR	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																							
<table><tr><td>NET_PHYSICAL_TYPE</td><td>AREA_TYPE</td><td>PHYSICAL_RULE_SET</td></tr><tr><td>THERM_DIFF</td><td>*</td><td>1:1_DIFFPAIR</td></tr></table>				NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET	THERM_DIFF	*	1:1_DIFFPAIR	<table><tr><td>NET_SPACING_TYPE1</td><td>NET_SPACING_TYPE2</td><td>AREA_TYPE</td><td>SPACING_RULE_SET</td></tr><tr><td>THERMAL</td><td>*</td><td>*</td><td>SPACING_0.4MM</td></tr><tr><td>SWITCHNODE</td><td>*</td><td>*</td><td>SWITCHNODE</td></tr><tr><td>THERMAL</td><td>PWR</td><td>*</td><td>PWR_P2MM</td></tr><tr><td>THERMAL</td><td>GND</td><td>*</td><td>GND_P2MM</td></tr><tr><td>SMS</td><td>*</td><td>*</td><td>SPACING_0.3MM</td></tr></table>				NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	THERMAL	*	*	SPACING_0.4MM	SWITCHNODE	*	*	SWITCHNODE	THERMAL	PWR	*	PWR_P2MM	THERMAL	GND	*	GND_P2MM	SMS	*	*	SPACING_0.3MM																																																																																																																																																																																																																																																																																																																																					
NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET																																																																																																																																																																																																																																																																																																																																																																								
THERM_DIFF	*	1:1_DIFFPAIR																																																																																																																																																																																																																																																																																																																																																																								
NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET																																																																																																																																																																																																																																																																																																																																																																							
THERMAL	*	*	SPACING_0.4MM																																																																																																																																																																																																																																																																																																																																																																							
SWITCHNODE	*	*	SWITCHNODE																																																																																																																																																																																																																																																																																																																																																																							
THERMAL	PWR	*	PWR_P2MM																																																																																																																																																																																																																																																																																																																																																																							
THERMAL	GND	*	GND_P2MM																																																																																																																																																																																																																																																																																																																																																																							
SMS	*	*	SPACING_0.3MM																																																																																																																																																																																																																																																																																																																																																																							
<table><tr><td colspan="4">M72/M78 SPECIFIC NET PROPERTIES</td><td colspan="4">M72/M78 SPECIFIC NET PROPERTIES</td></tr><tr><td colspan="4"><table><tr><th rowspan="2">ELECTRICAL_CONSTRAINT_SET</th><th colspan="2">NET_TYPE</th><th rowspan="2"></th><th rowspan="2"></th></tr><tr><th>PHYSICAL</th><th>SPACING</th></tr><tr><td rowspan="8">TMDS_DATA</td><td>TMDS_100n</td><td>TMDS</td><td>TMDS DATA P&lt;3..0&gt;</td><td>85 94</td></tr><tr><td>TMDS_100n</td><td>TMDS</td><td>TMDS DATA N&lt;3..0&gt;</td><td>85 94</td></tr><tr><td>TMDS_100n</td><td>TMDS</td><td>TMDS CLK P</td><td>85 94</td></tr><tr><td>TMDS_100n</td><td>TMDS</td><td>TMDS CLK N</td><td>85 94</td></tr><tr><td>TMDS_100n</td><td>TMDS</td><td>TMDS CONN DP&lt;3..0&gt;</td><td>94</td></tr><tr><td>TMDS_100n</td><td>TMDS</td><td>TMDS CONN DN&lt;3..0&gt;</td><td>94</td></tr><tr><td>TMDS_100n</td><td>TMDS</td><td>TMDS CONN CLKP</td><td>94</td></tr><tr><td>TMDS_100n</td><td>TMDS</td><td>TMDS CONN CLKN</td><td>94</td></tr><tr><td rowspan="16">(USB_EXT_A)</td><td>USR_90n</td><td>USR</td><td>USB PORT0 P</td><td>46</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB PORT0 N</td><td>46</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB PORT1 P</td><td>46</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB PORT1 N</td><td>46</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB PORT2 P</td><td>46</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB PORT2 N</td><td>46</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB C MUXED P</td><td>46</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB C MUXED N</td><td>46</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB CAMERA L P</td><td>47</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB CAMERA L N</td><td>47</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB IR L P</td><td>47 58</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB IR L N</td><td>47 58</td></tr><tr><td rowspan="8">LVDS_A_CLK</td><td>LVDS_100n</td><td>LVDS</td><td>LVDS L CLK P</td><td>85 90</td></tr><tr><td>LVDS_100n</td><td>LVDS</td><td>LVDS L CLK N</td><td>85 90</td></tr><tr><td>LVDS_A_DATA</td><td>LVDS</td><td>LVDS L DATA P&lt;3..0&gt;</td><td>85 90</td></tr><tr><td>LVDS_A_DATA</td><td>LVDS</td><td>LVDS L DATA N&lt;3..0&gt;</td><td>85 90</td></tr><tr><td>LVDS_B_CLK</td><td>LVDS</td><td>LVDS U CLK P</td><td>85 90</td></tr><tr><td>LVDS_B_CLK</td><td>LVDS</td><td>LVDS U CLK N</td><td>85 90</td></tr><tr><td>LVDS_B_DATA</td><td>LVDS</td><td>LVDS U DATA P&lt;3..0&gt;</td><td>85 90</td></tr><tr><td>LVDS_B_DATA</td><td>LVDS</td><td>LVDS U DATA N&lt;3..0&gt;</td><td>85 90</td></tr><tr><td rowspan="8">PCIE_100n</td><td>PCIE</td><td>PCIE</td><td>PCIE FW R2D N</td><td>7 40</td></tr><tr><td>PCIE</td><td>PCIE</td><td>PCIE FW R2D P</td><td>7 40</td></tr><tr><td>PCIE</td><td>PCIE</td><td>PCIE FW D2R C N</td><td>40</td></tr><tr><td>PCIE</td><td>PCIE</td><td>PCIE FW D2R C P</td><td>40</td></tr><tr><td>PCIE</td><td>PCIE</td><td>PCIE ENET R2D P</td><td>7 37</td></tr><tr><td>PCIE</td><td>PCIE</td><td>PCIE ENET R2D N</td><td>7 37</td></tr><tr><td>PCIE</td><td>PCIE</td><td>PCIE ENET D2R C P</td><td>37</td></tr><tr><td>PCIE</td><td>PCIE</td><td>PCIE ENET D2R C N</td><td>37</td></tr><tr><td rowspan="8">ENET_MDI_T</td><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T P&lt;0&gt;</td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T N&lt;0&gt;</td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T P&lt;1&gt;</td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T N&lt;1&gt;</td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T P&lt;2&gt;</td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T N&lt;2&gt;</td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T P&lt;3&gt;</td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T N&lt;3&gt;</td><td>39</td></tr><tr><td rowspan="8">CRT_50S</td><td>CRT</td><td>CRT</td><td>GPU_TV_COMP</td><td>85 91</td></tr><tr><td>CRT</td><td>CRT</td><td>GPU_TV_C</td><td>85 91</td></tr><tr><td>CRT</td><td>CRT</td><td>GPU_TV_Y</td><td>85 91</td></tr><tr><td>CRT</td><td>CRT</td><td>GPU_RED</td><td>85 91</td></tr><tr><td>CRT</td><td>CRT</td><td>GPU_GRN</td><td>85 91</td></tr><tr><td>CRT</td><td>CRT</td><td>GPU_BLU</td><td>85 91</td></tr><tr><td>CRT_SYNC</td><td>CRT_SYNC</td><td>GPU_H2SYNC</td><td>85 91</td></tr><tr><td>CRT_SYNC</td><td>CRT_SYNC</td><td>GPU_V2SYNC</td><td>85 91</td></tr><tr><td rowspan="8">CRT_55S</td><td>CRT_SYNC</td><td>CRT_SYNC</td><td>VGA_HSYNC</td><td>91 94</td></tr><tr><td>CRT_SYNC</td><td>CRT_SYNC</td><td>VGA_VSYNC</td><td>91 94</td></tr><tr><td>CRT_SYNC</td><td>CRT_SYNC</td><td>GPU_BUF_HSYNC</td><td></td></tr><tr><td>CRT_SYNC</td><td>CRT_SYNC</td><td>GPU_BUF_VSYNC</td><td></td></tr><tr><td>CRT</td><td>CRT</td><td>VIDEO_MUX_RED</td><td>91</td></tr><tr><td>CRT</td><td>CRT</td><td>VIDEO_MUX_GRN</td><td>91</td></tr><tr><td>CRT</td><td>CRT</td><td>VIDEO_MUX_BLU</td><td>91</td></tr><tr><td>CRT</td><td>CRT</td><td>VGA_RED</td><td>91 94</td></tr><tr><td rowspan="8">THERM_DIFF</td><td>THERM_DIFF</td><td>THERMAL</td><td>HDD_THRMD_P</td><td>55</td></tr><tr><td>THERM_DIFF</td><td>THERMAL</td><td>HDD_THRMD_N</td><td>55</td></tr><tr><td>THERM_DIFF</td><td>THERMAL</td><td>ODD_THRMD_P</td><td>55</td></tr><tr><td>THERM_DIFF</td><td>THERMAL</td><td>ODD_THRMD_N</td><td>55</td></tr><tr><td>THERM_DIFF</td><td>THERMAL</td><td>CPU_THRMD_P</td><td>10 55</td></tr><tr><td>THERM_DIFF</td><td>THERMAL</td><td>CPU_THRMD_N</td><td>10 55</td></tr><tr><td>THERM_DIFF</td><td>THERMAL</td><td>GPU_HSK_THRMD_P</td><td>55</td></tr><tr><td>THERM_DIFF</td><td>THERMAL</td><td>GPU_HSK_THRMD_N</td><td>55</td></tr></table></td><td colspan="4"><table><tr><td colspan="2">M72/M78 SPECIFIC CONSTRAINTS</td><td colspan="2">SYNC_MASTER=T9_MLB</td><td colspan="2">SYNC_DATE=09/27/2006</td></tr><tr><td colspan="6">NOTICE OF PROPRIETARY PROPERTY</td></tr><tr><td colspan="6">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</td></tr><tr><td colspan="6">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</td></tr><tr><td colspan="6">II NOT TO REPRODUCE OR COPY IT</td></tr><tr><td colspan="6">III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</td></tr></table></td></tr><tr><td colspan="4"><table><tr><td>APPLE COMPUTER INC.</td><td>D</td><td>051-7228</td><td>34</td></tr><tr><td>SCALE NONE</td><td>SHT 108</td><td>OF 118</td><td></td></tr></table></td><td colspan="4"></td></tr></table>								M72/M78 SPECIFIC NET PROPERTIES				M72/M78 SPECIFIC NET PROPERTIES				<table><tr><th rowspan="2">ELECTRICAL_CONSTRAINT_SET</th><th colspan="2">NET_TYPE</th><th rowspan="2"></th><th rowspan="2"></th></tr><tr><th>PHYSICAL</th><th>SPACING</th></tr><tr><td rowspan="8">TMDS_DATA</td><td>TMDS_100n</td><td>TMDS</td><td>TMDS DATA P&lt;3..0&gt;</td><td>85 94</td></tr><tr><td>TMDS_100n</td><td>TMDS</td><td>TMDS DATA N&lt;3..0&gt;</td><td>85 94</td></tr><tr><td>TMDS_100n</td><td>TMDS</td><td>TMDS CLK P</td><td>85 94</td></tr><tr><td>TMDS_100n</td><td>TMDS</td><td>TMDS CLK N</td><td>85 94</td></tr><tr><td>TMDS_100n</td><td>TMDS</td><td>TMDS CONN DP&lt;3..0&gt;</td><td>94</td></tr><tr><td>TMDS_100n</td><td>TMDS</td><td>TMDS CONN DN&lt;3..0&gt;</td><td>94</td></tr><tr><td>TMDS_100n</td><td>TMDS</td><td>TMDS CONN CLKP</td><td>94</td></tr><tr><td>TMDS_100n</td><td>TMDS</td><td>TMDS CONN CLKN</td><td>94</td></tr><tr><td rowspan="16">(USB_EXT_A)</td><td>USR_90n</td><td>USR</td><td>USB PORT0 P</td><td>46</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB PORT0 N</td><td>46</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB PORT1 P</td><td>46</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB PORT1 N</td><td>46</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB PORT2 P</td><td>46</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB PORT2 N</td><td>46</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB C MUXED P</td><td>46</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB C MUXED N</td><td>46</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB CAMERA L P</td><td>47</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB CAMERA L N</td><td>47</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB IR L P</td><td>47 58</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB IR L N</td><td>47 58</td></tr><tr><td rowspan="8">LVDS_A_CLK</td><td>LVDS_100n</td><td>LVDS</td><td>LVDS L CLK P</td><td>85 90</td></tr><tr><td>LVDS_100n</td><td>LVDS</td><td>LVDS L CLK N</td><td>85 90</td></tr><tr><td>LVDS_A_DATA</td><td>LVDS</td><td>LVDS L DATA P&lt;3..0&gt;</td><td>85 90</td></tr><tr><td>LVDS_A_DATA</td><td>LVDS</td><td>LVDS L DATA N&lt;3..0&gt;</td><td>85 90</td></tr><tr><td>LVDS_B_CLK</td><td>LVDS</td><td>LVDS U CLK P</td><td>85 90</td></tr><tr><td>LVDS_B_CLK</td><td>LVDS</td><td>LVDS U CLK N</td><td>85 90</td></tr><tr><td>LVDS_B_DATA</td><td>LVDS</td><td>LVDS U DATA P&lt;3..0&gt;</td><td>85 90</td></tr><tr><td>LVDS_B_DATA</td><td>LVDS</td><td>LVDS U DATA N&lt;3..0&gt;</td><td>85 90</td></tr><tr><td rowspan="8">PCIE_100n</td><td>PCIE</td><td>PCIE</td><td>PCIE FW R2D N</td><td>7 40</td></tr><tr><td>PCIE</td><td>PCIE</td><td>PCIE FW R2D P</td><td>7 40</td></tr><tr><td>PCIE</td><td>PCIE</td><td>PCIE FW D2R C N</td><td>40</td></tr><tr><td>PCIE</td><td>PCIE</td><td>PCIE FW D2R C P</td><td>40</td></tr><tr><td>PCIE</td><td>PCIE</td><td>PCIE ENET R2D P</td><td>7 37</td></tr><tr><td>PCIE</td><td>PCIE</td><td>PCIE ENET R2D N</td><td>7 37</td></tr><tr><td>PCIE</td><td>PCIE</td><td>PCIE ENET D2R C P</td><td>37</td></tr><tr><td>PCIE</td><td>PCIE</td><td>PCIE ENET D2R C N</td><td>37</td></tr><tr><td rowspan="8">ENET_MDI_T</td><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T P&lt;0&gt;</td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T N&lt;0&gt;</td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T P&lt;1&gt;</td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T N&lt;1&gt;</td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T P&lt;2&gt;</td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T N&lt;2&gt;</td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T P&lt;3&gt;</td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T N&lt;3&gt;</td><td>39</td></tr><tr><td rowspan="8">CRT_50S</td><td>CRT</td><td>CRT</td><td>GPU_TV_COMP</td><td>85 91</td></tr><tr><td>CRT</td><td>CRT</td><td>GPU_TV_C</td><td>85 91</td></tr><tr><td>CRT</td><td>CRT</td><td>GPU_TV_Y</td><td>85 91</td></tr><tr><td>CRT</td><td>CRT</td><td>GPU_RED</td><td>85 91</td></tr><tr><td>CRT</td><td>CRT</td><td>GPU_GRN</td><td>85 91</td></tr><tr><td>CRT</td><td>CRT</td><td>GPU_BLU</td><td>85 91</td></tr><tr><td>CRT_SYNC</td><td>CRT_SYNC</td><td>GPU_H2SYNC</td><td>85 91</td></tr><tr><td>CRT_SYNC</td><td>CRT_SYNC</td><td>GPU_V2SYNC</td><td>85 91</td></tr><tr><td rowspan="8">CRT_55S</td><td>CRT_SYNC</td><td>CRT_SYNC</td><td>VGA_HSYNC</td><td>91 94</td></tr><tr><td>CRT_SYNC</td><td>CRT_SYNC</td><td>VGA_VSYNC</td><td>91 94</td></tr><tr><td>CRT_SYNC</td><td>CRT_SYNC</td><td>GPU_BUF_HSYNC</td><td></td></tr><tr><td>CRT_SYNC</td><td>CRT_SYNC</td><td>GPU_BUF_VSYNC</td><td></td></tr><tr><td>CRT</td><td>CRT</td><td>VIDEO_MUX_RED</td><td>91</td></tr><tr><td>CRT</td><td>CRT</td><td>VIDEO_MUX_GRN</td><td>91</td></tr><tr><td>CRT</td><td>CRT</td><td>VIDEO_MUX_BLU</td><td>91</td></tr><tr><td>CRT</td><td>CRT</td><td>VGA_RED</td><td>91 94</td></tr><tr><td rowspan="8">THERM_DIFF</td><td>THERM_DIFF</td><td>THERMAL</td><td>HDD_THRMD_P</td><td>55</td></tr><tr><td>THERM_DIFF</td><td>THERMAL</td><td>HDD_THRMD_N</td><td>55</td></tr><tr><td>THERM_DIFF</td><td>THERMAL</td><td>ODD_THRMD_P</td><td>55</td></tr><tr><td>THERM_DIFF</td><td>THERMAL</td><td>ODD_THRMD_N</td><td>55</td></tr><tr><td>THERM_DIFF</td><td>THERMAL</td><td>CPU_THRMD_P</td><td>10 55</td></tr><tr><td>THERM_DIFF</td><td>THERMAL</td><td>CPU_THRMD_N</td><td>10 55</td></tr><tr><td>THERM_DIFF</td><td>THERMAL</td><td>GPU_HSK_THRMD_P</td><td>55</td></tr><tr><td>THERM_DIFF</td><td>THERMAL</td><td>GPU_HSK_THRMD_N</td><td>55</td></tr></table>				ELECTRICAL_CONSTRAINT_SET	NET_TYPE				PHYSICAL	SPACING	TMDS_DATA	TMDS_100n	TMDS	TMDS DATA P<3..0>	85 94	TMDS_100n	TMDS	TMDS DATA N<3..0>	85 94	TMDS_100n	TMDS	TMDS CLK P	85 94	TMDS_100n	TMDS	TMDS CLK N	85 94	TMDS_100n	TMDS	TMDS CONN DP<3..0>	94	TMDS_100n	TMDS	TMDS CONN DN<3..0>	94	TMDS_100n	TMDS	TMDS CONN CLKP	94	TMDS_100n	TMDS	TMDS CONN CLKN	94	(USB_EXT_A)	USR_90n	USR	USB PORT0 P	46	USR_90n	USR	USB PORT0 N	46	USR_90n	USR	USB PORT1 P	46	USR_90n	USR	USB PORT1 N	46	USR_90n	USR	USB PORT2 P	46	USR_90n	USR	USB PORT2 N	46	USR_90n	USR	USB C MUXED P	46	USR_90n	USR	USB C MUXED N	46	USR_90n	USR	USB CAMERA L P	47	USR_90n	USR	USB CAMERA L N	47	USR_90n	USR	USB IR L P	47 58	USR_90n	USR	USB IR L N	47 58	LVDS_A_CLK	LVDS_100n	LVDS	LVDS L CLK P	85 90	LVDS_100n	LVDS	LVDS L CLK N	85 90	LVDS_A_DATA	LVDS	LVDS L DATA P<3..0>	85 90	LVDS_A_DATA	LVDS	LVDS L DATA N<3..0>	85 90	LVDS_B_CLK	LVDS	LVDS U CLK P	85 90	LVDS_B_CLK	LVDS	LVDS U CLK N	85 90	LVDS_B_DATA	LVDS	LVDS U DATA P<3..0>	85 90	LVDS_B_DATA	LVDS	LVDS U DATA N<3..0>	85 90	PCIE_100n	PCIE	PCIE	PCIE FW R2D N	7 40	PCIE	PCIE	PCIE FW R2D P	7 40	PCIE	PCIE	PCIE FW D2R C N	40	PCIE	PCIE	PCIE FW D2R C P	40	PCIE	PCIE	PCIE ENET R2D P	7 37	PCIE	PCIE	PCIE ENET R2D N	7 37	PCIE	PCIE	PCIE ENET D2R C P	37	PCIE	PCIE	PCIE ENET D2R C N	37	ENET_MDI_T	ENET_100n	ENET_MDI	ENET MDI T P<0>	39	ENET_100n	ENET_MDI	ENET MDI T N<0>	39	ENET_100n	ENET_MDI	ENET MDI T P<1>	39	ENET_100n	ENET_MDI	ENET MDI T N<1>	39	ENET_100n	ENET_MDI	ENET MDI T P<2>	39	ENET_100n	ENET_MDI	ENET MDI T N<2>	39	ENET_100n	ENET_MDI	ENET MDI T P<3>	39	ENET_100n	ENET_MDI	ENET MDI T N<3>	39	CRT_50S	CRT	CRT	GPU_TV_COMP	85 91	CRT	CRT	GPU_TV_C	85 91	CRT	CRT	GPU_TV_Y	85 91	CRT	CRT	GPU_RED	85 91	CRT	CRT	GPU_GRN	85 91	CRT	CRT	GPU_BLU	85 91	CRT_SYNC	CRT_SYNC	GPU_H2SYNC	85 91	CRT_SYNC	CRT_SYNC	GPU_V2SYNC	85 91	CRT_55S	CRT_SYNC	CRT_SYNC	VGA_HSYNC	91 94	CRT_SYNC	CRT_SYNC	VGA_VSYNC	91 94	CRT_SYNC	CRT_SYNC	GPU_BUF_HSYNC		CRT_SYNC	CRT_SYNC	GPU_BUF_VSYNC		CRT	CRT	VIDEO_MUX_RED	91	CRT	CRT	VIDEO_MUX_GRN	91	CRT	CRT	VIDEO_MUX_BLU	91	CRT	CRT	VGA_RED	91 94	THERM_DIFF	THERM_DIFF	THERMAL	HDD_THRMD_P	55	THERM_DIFF	THERMAL	HDD_THRMD_N	55	THERM_DIFF	THERMAL	ODD_THRMD_P	55	THERM_DIFF	THERMAL	ODD_THRMD_N	55	THERM_DIFF	THERMAL	CPU_THRMD_P	10 55	THERM_DIFF	THERMAL	CPU_THRMD_N	10 55	THERM_DIFF	THERMAL	GPU_HSK_THRMD_P	55	THERM_DIFF	THERMAL	GPU_HSK_THRMD_N	55	<table><tr><td colspan="2">M72/M78 SPECIFIC CONSTRAINTS</td><td colspan="2">SYNC_MASTER=T9_MLB</td><td colspan="2">SYNC_DATE=09/27/2006</td></tr><tr><td colspan="6">NOTICE OF PROPRIETARY PROPERTY</td></tr><tr><td colspan="6">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</td></tr><tr><td colspan="6">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</td></tr><tr><td colspan="6">II NOT TO REPRODUCE OR COPY IT</td></tr><tr><td colspan="6">III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</td></tr></table>				M72/M78 SPECIFIC CONSTRAINTS		SYNC_MASTER=T9_MLB		SYNC_DATE=09/27/2006		NOTICE OF PROPRIETARY PROPERTY						THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING						I TO MAINTAIN THE DOCUMENT IN CONFIDENCE						II NOT TO REPRODUCE OR COPY IT						III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART						<table><tr><td>APPLE COMPUTER INC.</td><td>D</td><td>051-7228</td><td>34</td></tr><tr><td>SCALE NONE</td><td>SHT 108</td><td>OF 118</td><td></td></tr></table>				APPLE COMPUTER INC.	D	051-7228	34	SCALE NONE	SHT 108	OF 118					
M72/M78 SPECIFIC NET PROPERTIES				M72/M78 SPECIFIC NET PROPERTIES																																																																																																																																																																																																																																																																																																																																																																						
<table><tr><th rowspan="2">ELECTRICAL_CONSTRAINT_SET</th><th colspan="2">NET_TYPE</th><th rowspan="2"></th><th rowspan="2"></th></tr><tr><th>PHYSICAL</th><th>SPACING</th></tr><tr><td rowspan="8">TMDS_DATA</td><td>TMDS_100n</td><td>TMDS</td><td>TMDS DATA P&lt;3..0&gt;</td><td>85 94</td></tr><tr><td>TMDS_100n</td><td>TMDS</td><td>TMDS DATA N&lt;3..0&gt;</td><td>85 94</td></tr><tr><td>TMDS_100n</td><td>TMDS</td><td>TMDS CLK P</td><td>85 94</td></tr><tr><td>TMDS_100n</td><td>TMDS</td><td>TMDS CLK N</td><td>85 94</td></tr><tr><td>TMDS_100n</td><td>TMDS</td><td>TMDS CONN DP&lt;3..0&gt;</td><td>94</td></tr><tr><td>TMDS_100n</td><td>TMDS</td><td>TMDS CONN DN&lt;3..0&gt;</td><td>94</td></tr><tr><td>TMDS_100n</td><td>TMDS</td><td>TMDS CONN CLKP</td><td>94</td></tr><tr><td>TMDS_100n</td><td>TMDS</td><td>TMDS CONN CLKN</td><td>94</td></tr><tr><td rowspan="16">(USB_EXT_A)</td><td>USR_90n</td><td>USR</td><td>USB PORT0 P</td><td>46</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB PORT0 N</td><td>46</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB PORT1 P</td><td>46</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB PORT1 N</td><td>46</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB PORT2 P</td><td>46</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB PORT2 N</td><td>46</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB C MUXED P</td><td>46</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB C MUXED N</td><td>46</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB CAMERA L P</td><td>47</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB CAMERA L N</td><td>47</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB IR L P</td><td>47 58</td></tr><tr><td>USR_90n</td><td>USR</td><td>USB IR L N</td><td>47 58</td></tr><tr><td rowspan="8">LVDS_A_CLK</td><td>LVDS_100n</td><td>LVDS</td><td>LVDS L CLK P</td><td>85 90</td></tr><tr><td>LVDS_100n</td><td>LVDS</td><td>LVDS L CLK N</td><td>85 90</td></tr><tr><td>LVDS_A_DATA</td><td>LVDS</td><td>LVDS L DATA P&lt;3..0&gt;</td><td>85 90</td></tr><tr><td>LVDS_A_DATA</td><td>LVDS</td><td>LVDS L DATA N&lt;3..0&gt;</td><td>85 90</td></tr><tr><td>LVDS_B_CLK</td><td>LVDS</td><td>LVDS U CLK P</td><td>85 90</td></tr><tr><td>LVDS_B_CLK</td><td>LVDS</td><td>LVDS U CLK N</td><td>85 90</td></tr><tr><td>LVDS_B_DATA</td><td>LVDS</td><td>LVDS U DATA P&lt;3..0&gt;</td><td>85 90</td></tr><tr><td>LVDS_B_DATA</td><td>LVDS</td><td>LVDS U DATA N&lt;3..0&gt;</td><td>85 90</td></tr><tr><td rowspan="8">PCIE_100n</td><td>PCIE</td><td>PCIE</td><td>PCIE FW R2D N</td><td>7 40</td></tr><tr><td>PCIE</td><td>PCIE</td><td>PCIE FW R2D P</td><td>7 40</td></tr><tr><td>PCIE</td><td>PCIE</td><td>PCIE FW D2R C N</td><td>40</td></tr><tr><td>PCIE</td><td>PCIE</td><td>PCIE FW D2R C P</td><td>40</td></tr><tr><td>PCIE</td><td>PCIE</td><td>PCIE ENET R2D P</td><td>7 37</td></tr><tr><td>PCIE</td><td>PCIE</td><td>PCIE ENET R2D N</td><td>7 37</td></tr><tr><td>PCIE</td><td>PCIE</td><td>PCIE ENET D2R C P</td><td>37</td></tr><tr><td>PCIE</td><td>PCIE</td><td>PCIE ENET D2R C N</td><td>37</td></tr><tr><td rowspan="8">ENET_MDI_T</td><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T P&lt;0&gt;</td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T N&lt;0&gt;</td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T P&lt;1&gt;</td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T N&lt;1&gt;</td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T P&lt;2&gt;</td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T N&lt;2&gt;</td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T P&lt;3&gt;</td><td>39</td></tr><tr><td>ENET_100n</td><td>ENET_MDI</td><td>ENET MDI T N&lt;3&gt;</td><td>39</td></tr><tr><td rowspan="8">CRT_50S</td><td>CRT</td><td>CRT</td><td>GPU_TV_COMP</td><td>85 91</td></tr><tr><td>CRT</td><td>CRT</td><td>GPU_TV_C</td><td>85 91</td></tr><tr><td>CRT</td><td>CRT</td><td>GPU_TV_Y</td><td>85 91</td></tr><tr><td>CRT</td><td>CRT</td><td>GPU_RED</td><td>85 91</td></tr><tr><td>CRT</td><td>CRT</td><td>GPU_GRN</td><td>85 91</td></tr><tr><td>CRT</td><td>CRT</td><td>GPU_BLU</td><td>85 91</td></tr><tr><td>CRT_SYNC</td><td>CRT_SYNC</td><td>GPU_H2SYNC</td><td>85 91</td></tr><tr><td>CRT_SYNC</td><td>CRT_SYNC</td><td>GPU_V2SYNC</td><td>85 91</td></tr><tr><td rowspan="8">CRT_55S</td><td>CRT_SYNC</td><td>CRT_SYNC</td><td>VGA_HSYNC</td><td>91 94</td></tr><tr><td>CRT_SYNC</td><td>CRT_SYNC</td><td>VGA_VSYNC</td><td>91 94</td></tr><tr><td>CRT_SYNC</td><td>CRT_SYNC</td><td>GPU_BUF_HSYNC</td><td></td></tr><tr><td>CRT_SYNC</td><td>CRT_SYNC</td><td>GPU_BUF_VSYNC</td><td></td></tr><tr><td>CRT</td><td>CRT</td><td>VIDEO_MUX_RED</td><td>91</td></tr><tr><td>CRT</td><td>CRT</td><td>VIDEO_MUX_GRN</td><td>91</td></tr><tr><td>CRT</td><td>CRT</td><td>VIDEO_MUX_BLU</td><td>91</td></tr><tr><td>CRT</td><td>CRT</td><td>VGA_RED</td><td>91 94</td></tr><tr><td rowspan="8">THERM_DIFF</td><td>THERM_DIFF</td><td>THERMAL</td><td>HDD_THRMD_P</td><td>55</td></tr><tr><td>THERM_DIFF</td><td>THERMAL</td><td>HDD_THRMD_N</td><td>55</td></tr><tr><td>THERM_DIFF</td><td>THERMAL</td><td>ODD_THRMD_P</td><td>55</td></tr><tr><td>THERM_DIFF</td><td>THERMAL</td><td>ODD_THRMD_N</td><td>55</td></tr><tr><td>THERM_DIFF</td><td>THERMAL</td><td>CPU_THRMD_P</td><td>10 55</td></tr><tr><td>THERM_DIFF</td><td>THERMAL</td><td>CPU_THRMD_N</td><td>10 55</td></tr><tr><td>THERM_DIFF</td><td>THERMAL</td><td>GPU_HSK_THRMD_P</td><td>55</td></tr><tr><td>THERM_DIFF</td><td>THERMAL</td><td>GPU_HSK_THRMD_N</td><td>55</td></tr></table>				ELECTRICAL_CONSTRAINT_SET	NET_TYPE				PHYSICAL	SPACING	TMDS_DATA	TMDS_100n	TMDS	TMDS DATA P<3..0>	85 94	TMDS_100n	TMDS	TMDS DATA N<3..0>	85 94	TMDS_100n	TMDS	TMDS CLK P	85 94	TMDS_100n	TMDS	TMDS CLK N		85 94	TMDS_100n	TMDS	TMDS CONN DP<3..0>	94	TMDS_100n	TMDS	TMDS CONN DN<3..0>	94	TMDS_100n	TMDS	TMDS CONN CLKP	94	TMDS_100n	TMDS	TMDS CONN CLKN	94	(USB_EXT_A)	USR_90n	USR	USB PORT0 P	46	USR_90n	USR	USB PORT0 N	46	USR_90n	USR	USB PORT1 P	46	USR_90n	USR		USB PORT1 N	46	USR_90n	USR	USB PORT2 P	46	USR_90n	USR	USB PORT2 N	46	USR_90n	USR	USB C MUXED P	46	USR_90n	USR	USB C MUXED N	46	USR_90n	USR	USB CAMERA L P	47	USR_90n	USR	USB CAMERA L N	47	USR_90n	USR	USB IR L P	47 58	USR_90n	USR	USB IR L N	47 58	LVDS_A_CLK	LVDS_100n	LVDS	LVDS L CLK P	85 90	LVDS_100n	LVDS	LVDS L CLK N	85 90	LVDS_A_DATA	LVDS	LVDS L DATA P<3..0>	85 90	LVDS_A_DATA		LVDS	LVDS L DATA N<3..0>	85 90	LVDS_B_CLK	LVDS	LVDS U CLK P	85 90	LVDS_B_CLK	LVDS	LVDS U CLK N	85 90	LVDS_B_DATA	LVDS	LVDS U DATA P<3..0>	85 90	LVDS_B_DATA	LVDS	LVDS U DATA N<3..0>	85 90	PCIE_100n	PCIE	PCIE	PCIE FW R2D N	7 40	PCIE	PCIE	PCIE FW R2D P	7 40	PCIE	PCIE	PCIE FW D2R C N	40		PCIE	PCIE	PCIE FW D2R C P	40	PCIE	PCIE	PCIE ENET R2D P	7 37	PCIE	PCIE	PCIE ENET R2D N	7 37	PCIE	PCIE	PCIE ENET D2R C P	37	PCIE	PCIE	PCIE ENET D2R C N	37	ENET_MDI_T	ENET_100n	ENET_MDI	ENET MDI T P<0>	39	ENET_100n	ENET_MDI	ENET MDI T N<0>	39	ENET_100n	ENET_MDI	ENET MDI T P<1>		39	ENET_100n	ENET_MDI	ENET MDI T N<1>	39	ENET_100n	ENET_MDI	ENET MDI T P<2>	39	ENET_100n	ENET_MDI	ENET MDI T N<2>	39	ENET_100n	ENET_MDI	ENET MDI T P<3>	39	ENET_100n	ENET_MDI	ENET MDI T N<3>	39	CRT_50S	CRT	CRT	GPU_TV_COMP	85 91	CRT	CRT	GPU_TV_C	85 91	CRT	CRT		GPU_TV_Y	85 91	CRT	CRT	GPU_RED	85 91	CRT	CRT	GPU_GRN	85 91	CRT	CRT	GPU_BLU	85 91	CRT_SYNC	CRT_SYNC	GPU_H2SYNC	85 91	CRT_SYNC	CRT_SYNC	GPU_V2SYNC	85 91	CRT_55S	CRT_SYNC	CRT_SYNC	VGA_HSYNC	91 94	CRT_SYNC	CRT_SYNC	VGA_VSYNC	91 94	CRT_SYNC		CRT_SYNC	GPU_BUF_HSYNC		CRT_SYNC	CRT_SYNC	GPU_BUF_VSYNC		CRT	CRT	VIDEO_MUX_RED	91	CRT	CRT	VIDEO_MUX_GRN	91	CRT	CRT	VIDEO_MUX_BLU	91	CRT	CRT	VGA_RED	91 94	THERM_DIFF	THERM_DIFF	THERMAL	HDD_THRMD_P	55	THERM_DIFF	THERMAL	HDD_THRMD_N	55		THERM_DIFF	THERMAL	ODD_THRMD_P	55	THERM_DIFF	THERMAL	ODD_THRMD_N	55	THERM_DIFF	THERMAL	CPU_THRMD_P	10 55	THERM_DIFF	THERMAL	CPU_THRMD_N	10 55	THERM_DIFF	THERMAL	GPU_HSK_THRMD_P	55	THERM_DIFF	THERMAL	GPU_HSK_THRMD_N	55	<table><tr><td colspan="2">M72/M78 SPECIFIC CONSTRAINTS</td><td colspan="2">SYNC_MASTER=T9_MLB</td><td colspan="2">SYNC_DATE=09/27/2006</td></tr><tr><td colspan="6">NOTICE OF PROPRIETARY PROPERTY</td></tr><tr><td colspan="6">THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING</td></tr><tr><td colspan="6">I TO MAINTAIN THE DOCUMENT IN CONFIDENCE</td></tr><tr><td colspan="6">II NOT TO REPRODUCE OR COPY IT</td></tr><tr><td colspan="6">III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART</td></tr></table>				M72/M78 SPECIFIC CONSTRAINTS		SYNC_MASTER=T9_MLB		SYNC_DATE=09/27/2006		NOTICE OF PROPRIETARY PROPERTY						THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING						I TO MAINTAIN THE DOCUMENT IN CONFIDENCE						II NOT TO REPRODUCE OR COPY IT						III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																													
ELECTRICAL_CONSTRAINT_SET	NET_TYPE																																																																																																																																																																																																																																																																																																																																																																									
	PHYSICAL	SPACING																																																																																																																																																																																																																																																																																																																																																																								
TMDS_DATA	TMDS_100n	TMDS	TMDS DATA P<3..0>	85 94																																																																																																																																																																																																																																																																																																																																																																						
	TMDS_100n	TMDS	TMDS DATA N<3..0>	85 94																																																																																																																																																																																																																																																																																																																																																																						
	TMDS_100n	TMDS	TMDS CLK P	85 94																																																																																																																																																																																																																																																																																																																																																																						
	TMDS_100n	TMDS	TMDS CLK N	85 94																																																																																																																																																																																																																																																																																																																																																																						
	TMDS_100n	TMDS	TMDS CONN DP<3..0>	94																																																																																																																																																																																																																																																																																																																																																																						
	TMDS_100n	TMDS	TMDS CONN DN<3..0>	94																																																																																																																																																																																																																																																																																																																																																																						
	TMDS_100n	TMDS	TMDS CONN CLKP	94																																																																																																																																																																																																																																																																																																																																																																						
	TMDS_100n	TMDS	TMDS CONN CLKN	94																																																																																																																																																																																																																																																																																																																																																																						
(USB_EXT_A)	USR_90n	USR	USB PORT0 P	46																																																																																																																																																																																																																																																																																																																																																																						
	USR_90n	USR	USB PORT0 N	46																																																																																																																																																																																																																																																																																																																																																																						
	USR_90n	USR	USB PORT1 P	46																																																																																																																																																																																																																																																																																																																																																																						
	USR_90n	USR	USB PORT1 N	46																																																																																																																																																																																																																																																																																																																																																																						
	USR_90n	USR	USB PORT2 P	46																																																																																																																																																																																																																																																																																																																																																																						
	USR_90n	USR	USB PORT2 N	46																																																																																																																																																																																																																																																																																																																																																																						
	USR_90n	USR	USB C MUXED P	46																																																																																																																																																																																																																																																																																																																																																																						
	USR_90n	USR	USB C MUXED N	46																																																																																																																																																																																																																																																																																																																																																																						
	USR_90n	USR	USB CAMERA L P	47																																																																																																																																																																																																																																																																																																																																																																						
	USR_90n	USR	USB CAMERA L N	47																																																																																																																																																																																																																																																																																																																																																																						
	USR_90n	USR	USB IR L P	47 58																																																																																																																																																																																																																																																																																																																																																																						
	USR_90n	USR	USB IR L N	47 58																																																																																																																																																																																																																																																																																																																																																																						
	LVDS_A_CLK	LVDS_100n	LVDS	LVDS L CLK P	85 90																																																																																																																																																																																																																																																																																																																																																																					
		LVDS_100n	LVDS	LVDS L CLK N	85 90																																																																																																																																																																																																																																																																																																																																																																					
		LVDS_A_DATA	LVDS	LVDS L DATA P<3..0>	85 90																																																																																																																																																																																																																																																																																																																																																																					
		LVDS_A_DATA	LVDS	LVDS L DATA N<3..0>	85 90																																																																																																																																																																																																																																																																																																																																																																					
LVDS_B_CLK		LVDS	LVDS U CLK P	85 90																																																																																																																																																																																																																																																																																																																																																																						
LVDS_B_CLK		LVDS	LVDS U CLK N	85 90																																																																																																																																																																																																																																																																																																																																																																						
LVDS_B_DATA		LVDS	LVDS U DATA P<3..0>	85 90																																																																																																																																																																																																																																																																																																																																																																						
LVDS_B_DATA		LVDS	LVDS U DATA N<3..0>	85 90																																																																																																																																																																																																																																																																																																																																																																						
PCIE_100n	PCIE	PCIE	PCIE FW R2D N	7 40																																																																																																																																																																																																																																																																																																																																																																						
	PCIE	PCIE	PCIE FW R2D P	7 40																																																																																																																																																																																																																																																																																																																																																																						
	PCIE	PCIE	PCIE FW D2R C N	40																																																																																																																																																																																																																																																																																																																																																																						
	PCIE	PCIE	PCIE FW D2R C P	40																																																																																																																																																																																																																																																																																																																																																																						
	PCIE	PCIE	PCIE ENET R2D P	7 37																																																																																																																																																																																																																																																																																																																																																																						
	PCIE	PCIE	PCIE ENET R2D N	7 37																																																																																																																																																																																																																																																																																																																																																																						
	PCIE	PCIE	PCIE ENET D2R C P	37																																																																																																																																																																																																																																																																																																																																																																						
	PCIE	PCIE	PCIE ENET D2R C N	37																																																																																																																																																																																																																																																																																																																																																																						
ENET_MDI_T	ENET_100n	ENET_MDI	ENET MDI T P<0>	39																																																																																																																																																																																																																																																																																																																																																																						
	ENET_100n	ENET_MDI	ENET MDI T N<0>	39																																																																																																																																																																																																																																																																																																																																																																						
	ENET_100n	ENET_MDI	ENET MDI T P<1>	39																																																																																																																																																																																																																																																																																																																																																																						
	ENET_100n	ENET_MDI	ENET MDI T N<1>	39																																																																																																																																																																																																																																																																																																																																																																						
	ENET_100n	ENET_MDI	ENET MDI T P<2>	39																																																																																																																																																																																																																																																																																																																																																																						
	ENET_100n	ENET_MDI	ENET MDI T N<2>	39																																																																																																																																																																																																																																																																																																																																																																						
	ENET_100n	ENET_MDI	ENET MDI T P<3>	39																																																																																																																																																																																																																																																																																																																																																																						
	ENET_100n	ENET_MDI	ENET MDI T N<3>	39																																																																																																																																																																																																																																																																																																																																																																						
CRT_50S	CRT	CRT	GPU_TV_COMP	85 91																																																																																																																																																																																																																																																																																																																																																																						
	CRT	CRT	GPU_TV_C	85 91																																																																																																																																																																																																																																																																																																																																																																						
	CRT	CRT	GPU_TV_Y	85 91																																																																																																																																																																																																																																																																																																																																																																						
	CRT	CRT	GPU_RED	85 91																																																																																																																																																																																																																																																																																																																																																																						
	CRT	CRT	GPU_GRN	85 91																																																																																																																																																																																																																																																																																																																																																																						
	CRT	CRT	GPU_BLU	85 91																																																																																																																																																																																																																																																																																																																																																																						
	CRT_SYNC	CRT_SYNC	GPU_H2SYNC	85 91																																																																																																																																																																																																																																																																																																																																																																						
	CRT_SYNC	CRT_SYNC	GPU_V2SYNC	85 91																																																																																																																																																																																																																																																																																																																																																																						
CRT_55S	CRT_SYNC	CRT_SYNC	VGA_HSYNC	91 94																																																																																																																																																																																																																																																																																																																																																																						
	CRT_SYNC	CRT_SYNC	VGA_VSYNC	91 94																																																																																																																																																																																																																																																																																																																																																																						
	CRT_SYNC	CRT_SYNC	GPU_BUF_HSYNC																																																																																																																																																																																																																																																																																																																																																																							
	CRT_SYNC	CRT_SYNC	GPU_BUF_VSYNC																																																																																																																																																																																																																																																																																																																																																																							
	CRT	CRT	VIDEO_MUX_RED	91																																																																																																																																																																																																																																																																																																																																																																						
	CRT	CRT	VIDEO_MUX_GRN	91																																																																																																																																																																																																																																																																																																																																																																						
	CRT	CRT	VIDEO_MUX_BLU	91																																																																																																																																																																																																																																																																																																																																																																						
	CRT	CRT	VGA_RED	91 94																																																																																																																																																																																																																																																																																																																																																																						
THERM_DIFF	THERM_DIFF	THERMAL	HDD_THRMD_P	55																																																																																																																																																																																																																																																																																																																																																																						
	THERM_DIFF	THERMAL	HDD_THRMD_N	55																																																																																																																																																																																																																																																																																																																																																																						
	THERM_DIFF	THERMAL	ODD_THRMD_P	55																																																																																																																																																																																																																																																																																																																																																																						
	THERM_DIFF	THERMAL	ODD_THRMD_N	55																																																																																																																																																																																																																																																																																																																																																																						
	THERM_DIFF	THERMAL	CPU_THRMD_P	10 55																																																																																																																																																																																																																																																																																																																																																																						
	THERM_DIFF	THERMAL	CPU_THRMD_N	10 55																																																																																																																																																																																																																																																																																																																																																																						
	THERM_DIFF	THERMAL	GPU_HSK_THRMD_P	55																																																																																																																																																																																																																																																																																																																																																																						
	THERM_DIFF	THERMAL	GPU_HSK_THRMD_N	55																																																																																																																																																																																																																																																																																																																																																																						
M72/M78 SPECIFIC CONSTRAINTS		SYNC_MASTER=T9_MLB		SYNC_DATE=09/27/2006																																																																																																																																																																																																																																																																																																																																																																						
NOTICE OF PROPRIETARY PROPERTY																																																																																																																																																																																																																																																																																																																																																																										
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING																																																																																																																																																																																																																																																																																																																																																																										
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE																																																																																																																																																																																																																																																																																																																																																																										
II NOT TO REPRODUCE OR COPY IT																																																																																																																																																																																																																																																																																																																																																																										
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART																																																																																																																																																																																																																																																																																																																																																																										
<table><tr><td>APPLE COMPUTER INC.</td><td>D</td><td>051-7228</td><td>34</td></tr><tr><td>SCALE NONE</td><td>SHT 108</td><td>OF 118</td><td></td></tr></table>				APPLE COMPUTER INC.	D	051-7228	34	SCALE NONE	SHT 108	OF 118																																																																																																																																																																																																																																																																																																																																																																
APPLE COMPUTER INC.	D	051-7228	34																																																																																																																																																																																																																																																																																																																																																																							
SCALE NONE	SHT 108	OF 118																																																																																																																																																																																																																																																																																																																																																																								







[illegible]





	8	7	6	5	4	3	2	1
	<div>NC_SMC_SYS_VSET</div> <div>ODD_PWR_EN_L</div> <div>ODD_RST_VSYTOL_L</div> <div>ODD_THRMD_N</div> <div>ODD_THRMD_P</div> <div>P1V8S0_EN_L</div> <div>P1V8S0_EN_L_RC</div> <div>P1V8S0_ODRV</div> <div>P1V8S0_SS</div> <div>P1V8S0_SS_RC</div> <div>P2V5S0_EN</div> <div>P2V5S0_SW</div> <div>P2V5S0_VFB</div> <div>P3V3S0_EN_L</div> <div>P3V3S0_SS</div> <div>P3V3S5_FB</div> <div>P3V3S5_SW</div> <div>P5VREG_FCB</div> <div>P5VREG_FSEL</div> <div>P5V80_EN_L</div> <div>P5V80_SS</div> <div>P5V83_EN_L</div> <div>P5V83_SS</div> <div>P5V85_EN</div> <div>P12V_S3_DRAIN</div> <div>P12V_S3_EN_L</div> <div>PANEL_ID</div>	<div>NC_SMC_SYS_VSET - @m72_lib.M72</div> <div>ODD_PWR_EN_L - @m72_lib.M72</div> <div>ODD_RST_VSYTOL_L - @m72_lib.M72</div> <div>ODD_THRMD_N - @m72_lib.M72</div> <div>ODD_THRMD_P - @m72_lib.M72</div> <div>P1V8S0_EN_L - @m72_lib.M72</div> <div>P1V8S0_EN_L - @m72_lib.M72</div> <div>P1V8S0_ODRV - @m72_lib.M72</div> <div>P1V8S0_SS - @m72_lib.M72</div> <div>P1V8S0_SS_RC - @m72_lib.M72</div> <div>P2V5S0_EN - @m72_lib.M72</div> <div>P2V5S0_SW - @m72_lib.M72</div> <div>P2V5S0_VFB - @m72_lib.M72</div> <div>P3V3S0_EN_L - @m72_lib.M72</div> <div>P3V3S0_SS - @m72_lib.M72</div> <div>P3V3S5_FB - @m72_lib.M72</div> <div>P3V3S5_SW - @m72_lib.M72</div> <div>P5VREG_FCB - @m72_lib.M72</div> <div>P5VREG_FSEL - @m72_lib.M72</div> <div>P5V80_EN_L - @m72_lib.M72</div> <div>P5V80_SS - @m72_lib.M72</div> <div>P5V83_EN_L - @m72_lib.M72</div> <div>P5V83_SS - @m72_lib.M72</div> <div>P5V85_EN - @m72_lib.M72</div> <div>P12V_S3_DRAIN - @m72_lib.M72</div> <div>P12V_S3_EN_L - @m72_lib.M72</div> <div>PANEL_ID - @m72_lib.M72</div>	<div>50D3</div> <div>49B5 50D5</div> <div>24A4 24A6</div> <div>7B3 24B6 44C6 103D3</div> <div>55A5 55B6 108A3</div> <div>55B5 55B6 108A3</div> <div>78A7</div> <div>78A6</div> <div>78B7</div> <div>78B6</div> <div>78B7</div> <div>77B5</div> <div>77B4 108D1</div> <div>77B4</div> <div>78C5</div> <div>78C4</div> <div>77D5</div> <div>77D5 108D1</div> <div>76A3 76B5</div> <div>76A2 76B4</div> <div>78D5</div> <div>78D4</div> <div>78D8</div> <div>78D7</div> <div>77D6</div> <div>78C1</div> <div>78D3</div> <div>28B2</div> <div>25C5 28B1</div> <div>37C4 108C3</div> <div>37C4 108C3</div> <div>78B 24C5 37C8 104C3</div> <div>78B 24C5 37C8 104C3</div> <div>24C5 37C8 104C3</div> <div>24C5 37C8 104C3</div> <div>7D6 37C4 108C3</div> <div>7D6 37C4 108C3</div> <div>40C3 108C3</div> <div>40C3 108C3</div> <div>78B 40C2 42A3 104C3</div> <div>24D5 42A1</div> <div>78B 40C2 42A3 104C3</div> <div>24D5 42A1</div> <div>40C1 42A1 104C3</div> <div>24D5 42A1</div> <div>40C1 42A1 104C3</div> <div>7D6 40C3 108C3</div> <div>7D6 40C3 108C3</div> <div>78B 24D5 34C8 104C3</div> <div>78B 24C5 34C8 104C3</div> <div>24C5 34B8 104C3</div> <div>24C5 34B8 104C3</div> <div>34B6 108C3</div> <div>34B6 108C3</div> <div>25C8 34C6 37B8</div> <div>24B8 28C5</div> <div>28C4</div> <div>104D3</div> <div>28B4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4</div> <div>24B8 28C5</div> <div>28C4&lt;/</div>					



[illegible]



8			7			6			5			4			3			2			1			
D	Title: Cref Part Report Design: m72 Date: May 7 16:03:19 2007																							
	C600	CAP_402	m72[6D7]				C2191	CAP_402	m72[21B3]				C3342	CAP_402	m72[33B4]				C4404	CAP_402	m72[44B6]			
	C621	CAP_603	m72[6D6]				C2192	CAP_402	m72[21B3]				C3344	CAP_402	m72[33B4]				C4405	CAP_402	m72[44B4]			
	C622	CAP_805	m72[6D7]				C2195	CAP_603	m72[21A4]				C3346	CAP_402	m72[33B4]				C4406	CAP_805	m72[44B4]			
	C623	CAP_805	m72[6D7]				C2196	CAP_805	m72[21A3]				C3348	CAP_402	m72[33B4]				C4510	CAP_402	m72[45D6]			
	C624	CAP_1210	m72[6D8]				C2197	CAP_402	m72[21A3]				C3350	CAP_402	m72[33B4]				C4511	CAP_402	m72[45D6]			
	C625	CAP_P_6_3X5.5-SM	m72[6D8]				C2200	CAP_402	m72[22B2]				C3352	CAP_402	m72[33B4]				C4515	CAP_402	m72[45C6]			
	C1000	CAP_402	m72[10B5]				C2201	FILTER_3P_A_NFM18	m72[22B2]				C3354	CAP_402	m72[33B4]				C4516	CAP_402	m72[45C6]			
	C1200	CAP_805	m72[12D7]				C2213	CAP_603	m72[22B2]				C3356	CAP_402	m72[33B4]				C4600	CAP_P_CASE-D2-LF	m72[46C8]			
	C1201	CAP_805	m72[12D6]				C2500	CAP_402	m72[25C2]				C3358	CAP_402	m72[33A4]				C4601	CAP_402	m72[46C8]			
C	C1202	CAP_805	m72[12D6]				C2501	CAP_402	m72[25B2]				C3360	CAP_402	m72[33A4]				C4602	CAP_402	m72[46C7]			
	C1203	CAP_805	m72[12D6]				C2600	CAP_402	m72[26A3]				C3362	CAP_402	m72[33A4]				C4603	CAP_402	m72[46C7]			
	C1204	CAP_805	m72[12D6]				C2601	CAP_402	m72[26A3]				C3364	CAP_402	m72[33A4]				C4604	CAP_402	m72[46D8]			
	C1205	CAP_805	m72[12D5]				C2700	CAP_P_SM-CASE-C1	m72[27C7]				C3366	CAP_402	m72[33A4]				C4605	CAP_402	m72[46D7]			
	C1206	CAP_805	m72[12D5]				C2701	CAP_402	m72[27A6]				C3368	CAP_402	m72[33A4]				C4613	CAP_402	m72[46D2]			
	C1207	CAP_805	m72[12D5]				C2702	CAP_402	m72[27B1]				C3370	CAP_402	m72[33A4]				C4623	CAP_402	m72[46C5]			
	C1208	CAP_805	m72[12D4]				C2703	CAP_402	m72[27C8]				C3400	CAP_402	m72[34C3]				C4633	CAP_402	m72[46A5]			
	C1209	CAP_805	m72[12D4]				C2704	CAP_402	m72[27D8]				C3401	CAP_603	m72[34C3]				C4650	CAP_402	m72[46D5]			
	C1210	CAP_805	m72[12C7]				C2705	CAP_805	m72[27C7]				C3410	CAP_402	m72[34C3]				C4700	CAP_805-1	m72[47D7]			
	C1211	CAP_805	m72[12C6]				C2706	CAP_805	m72[27C7]				C3420	CAP_402	m72[34C3]				C4701	CAP_402	m72[47D6]			
B	C1212	CAP_805	m72[12C6]				C2707	CAP_603	m72[27C7]				C3421	CAP_603	m72[34C3]				C4720	CAP_805-1	m72[47D3]			
	C1213	CAP_805	m72[12C6]				C2708	CAP_603	m72[27A6]				C3430	CAP_402	m72[34B7]				C4721	CAP_402	m72[47D3]			
	C1214	CAP_805	m72[12C6]				C2711	CAP_402	m72[27D1]				C3431	CAP_402	m72[34B7]				C4902	CAP_805	m72[49D4]			
	C1215	CAP_805	m72[12C5]				C2712	CAP_402	m72[27C1]				C3700	CAP_603	m72[37D6]				C4903	CAP_402	m72[49D4]			
	C1216	CAP_805	m72[12C5]				C2714	CAP_402	m72[27D1]				C3701	CAP_402	m72[37D6]				C4904	CAP_402	m72[49D3]			
	C1217	CAP_805	m72[12C5]				C2715	CAP_402	m72[27C1]				C3702	CAP_402	m72[37D5]				C4905	CAP_402	m72[49D3]			
	C1218	CAP_805	m72[12C4]				C2717	CAP_402	m72[27A6]				C3703	CAP_402	m72[37D5]				C4906	CAP_402	m72[49D3]			
	C1219	CAP_805	m72[12C4]				C2718	CAP_402	m72[27B1]				C3704	CAP_402	m72[37D5]				C4907	CAP_402	m72[49D2]			
	C1220	CAP_805	m72[12C7]				C2719	CAP_402	m72[27D3]				C3705	CAP_402	m72[37D4]				C4920	CAP_402	m72[49C3]			
	C1221	CAP_805	m72[12C6]				C2721	CAP_402	m72[27B3]				C3706	CAP_402	m72[37D4]				C5000	CAP_402	m72[50D7]			
A	C1222	CAP_805	m72[12C6]				C2722	CAP_402	m72[27B1]				C3707	CAP_402	m72[37D4]				C5001	CAP_402	m72[50D7]			
	C1223	CAP_805	m72[12C6]				C2723	CAP_402	m72[27B1]				C3708	CAP_402	m72[37D3]				C5010	CAP_402	m72[50C6]			
	C1224	CAP_805	m72[12C6]				C2724	CAP_603	m72[27B1]				C3710	CAP_603	m72[37D6]				C5020	CAP_402	m72[50C7]			
	C1225	CAP_805	m72[12C5]				C2725	CAP_402	m72[27D3]				C3711	CAP_402	m72[37D6]				C5021	CAP_402	m72[50C7]			
	C1226	CAP_805	m72[12B7]				C2726	CAP_402	m72[27C3]				C3712	CAP_402	m72[37D5]				C5050	CAP_402	m72[50B6]			
	C1227	CAP_805	m72[12B6]				C2727	CAP_402	m72[27C3]				C3713	CAP_402	m72[37D5]				C5051	CAP_402	m72[50A4]			
	C1228	CAP_805	m72[12B6]				C2728	CAP_402	m72[27C3]				C3714	CAP_402	m72[37D5]				C5052	CAP_603	m72[50A4]			
	C1229	CAP_805	m72[12B6]				C2729	CAP_402	m72[27D5]				C3715	CAP_402	m72[37D4]				C5065	CAP_402	m72[50B8]			
	C1230	CAP_805	m72[12B6]				C2730	CAP_402	m72[27D5]				C3720	CAP_603	m72[37C5]				C5066	CAP_603	m72[50B7]			
	C1231	CAP_805	m72[12B5]				C2731	CAP_402	m72[27D5]				C3721	CAP_402	m72[37C5]				C5067	CAP_402	m72[50B7]			

115



8			7			6			5			4			3			2			1																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																
D	PP1457	PROBEPOINT_SM	m72[7B6]	Q7105	MLP5X6-LFFAK-DFN	Q7200	TRA_MOSFET_NCHN_5P1_	m72[71B3]	R2301	RES_402	m72[23D7]	R3081	RES_402	m72[30C7]	C	B	A	PP1458	PROBEPOINT_SM	m72[7B6]	Q7201	MLP5X6-LFFAK-DFN	Q7204	TRA_MOSFET_NCHN_5P1_	m72[72C4]	R2302	RES_402	m72[23D6]	R3082	RES_402	m72[30C7]	PP1459	PROBEPOINT_SM	m72[7B6]	Q7204	TRA_MOSFET_NCHN_5P1_	m72[72C3]	R2303	RES_402	m72[23D3]	R3083	RES_402	m72[30C7]	PP1460	PROBEPOINT_SM	m72[7B6]	Q7300	TRA_FDM59620S_MLP	m72[73C6]	R2304	RES_402	m72[23C3]	R3084	RES_402	m72[30B7]	PP1461	PROBEPOINT_SM	m72[7B6]	Q7360	TRA_FDM59620S_MLP	m72[73C3]	R2305	RES_402	m72[23C3]	R3085	RES_402	m72[30B7]	PP1462	PROBEPOINT_SM	m72[7B6]	Q7400	TRA_FDM59620S_MLP	m72[74C6]	R2306	RES_402	m72[23D3]	R3086	RES_402	m72[30B7]	PP1463	PROBEPOINT_SM	m72[7B6]	Q7460	TRA_FDM6296_MICROFET	m72[74C3]	R2308	RES_402	m72[23C3]	R3087	RES_402	m72[30B7]	PP1464	PROBEPOINT_SM	m72[7B6]	Q7461	TRA_FDM6296_MICROFET	m72[74C3]	R2309	RES_402	m72[23C3]	R3088	RES_402	m72[30B7]	PP1465	PROBEPOINT_SM	m72[7B6]	PP1470	PROBEPOINT_SM	m72[7A6]	Q7520	TRA_MOSFET_NCHN_5P1_	m72[75D4]	R2310	RES_402	m72[23D6]	R3089	RES_402	m72[30B7]	PP1466	PROBEPOINT_SM	m72[7B6]	Q7521	TRA_MOSFET_NCHN_5P1_	m72[75C4]	R2311	RES_402	m72[23D6]	R3090	RES_402	m72[30B7]	PP1467	PROBEPOINT_SM	m72[7B6]	Q7603	TRA_2N7002_SOT23-LF	m72[76A6]	R2313	RES_402	m72[23C7]	R3091	RES_402	m72[30B7]	PP1468	PROBEPOINT_SM	m72[7B6]	Q7620	TRA_FDM59620S_MLP	m72[76C7]	R2314	RES_402	m72[23C7]	R3098	RES_402	m72[30B4]	PP1469	PROBEPOINT_SM	m72[7B6]	Q7640	TRA_SINGLE_MOSFET_PC	m72[53B7]	R2315	RES_402	m72[23C7]	R3100	RES_402	m72[31D2]	PP1470	PROBEPOINT_SM	m72[7A6]	Q7660	TRA_MOSFET_NCHN_5P1_	m72[76C3]	R2316	RES_402	m72[23B7]	R3101	RES_402	m72[31C2]	PP1471	PROBEPOINT_SM	m72[7A6]	Q7661	MLP5X6-LFFAK	Q7800	TRA_IRF7410_SO-8	m72[78D4]	R2400	RES_402	m72[24C7]	R3140	RES_402	m72[31A3]	PP1472	PROBEPOINT_SM	m72[7A6]	Q7801	TRA_SINGLE_MOSFET_NC	m72[78D5]	R2401	RES_402	m72[24C7]	R3141	RES_402	m72[31A3]	PP1473	PROBEPOINT_SM	m72[7A6]	Q7810	TRA_IRF7410_SO-8	m72[78D7]	R2402	RES_402	m72[24C7]	R3200	RES_402	m72[32C2]	PP1474	PROBEPOINT_SM	m72[7A6]	Q7811	TRA_SINGLE_MOSFET_NC	m72[78D8]	R2403	RES_402	m72[24C7]	R3201	RES_402	m72[32C2]	PP1475	PROBEPOINT_SM	m72[7A6]	PP1480	PROBEPOINT_SM	m72[7A6]	Q7850	TRA_IRF7410_SO-8	m72[78C4]	R2404	RES_402	m72[24C7]	R3240	RES_402	m72[32A3]	PP1476	PROBEPOINT_SM	m72[7A6]	Q7851	TRA_SINGLE_MOSFET_NC	m72[78C5]	R2405	RES_402	m72[24C6]	R3241	RES_402	m72[32A3]	PP1477	PROBEPOINT_SM	m72[7A6]	PP1481	PROBEPOINT_SM	m72[7A6]	Q7890	TRA_MOSFET_PCHN_8P1_	m72[78D2]	R2406	RES_402	m72[24B6]	R3300	RES_402	m72[33D5]	PP1478	PROBEPOINT_SM	m72[7A6]	Q7891	TRA_SINGLE_MOSFET_NC	m72[78C2]	R2407	RES_402	m72[24C6]	R3301	RES_402	m72[33D5]	PP1479	PROBEPOINT_SM	m72[7A6]	Q7892	TRA_2N7002DW_SOT-363	m72[78C2 78C1]	R2408	RES_402	m72[24C6]	R3302	RES_402	m72[33D5]	PP1480	PROBEPOINT_SM	m72[7A6]	Q7895	TRA_MOSFET_NCHN_8P_S	m72[78B6]	R2409	RES_402	m72[24C6]	R3303	RES_402	m72[33D5]	PP1481	PROBEPOINT_SM	m72[7A6]	Q7896	TRA_2N7002_SOT23-LF	m72[78A7]	R2413	RES_402	m72[24C3]	R3304	RES_402	m72[33C5]	PP1482	PROBEPOINT_SM	m72[7A6]	Q7897	TRA_SINGLE_MOSFET_NC	m72[78A6]	R2414	RES_402	m72[24B3]	R3305	RES_402	m72[33C5]	PP1483	PROBEPOINT_SM	m72[7A6]	Q9000	TRA_S13443DV_TSOP-LF	m72[90C7]	R2415	RES_402	m72[24B5]	R3400	RES_402	m72[34C7]	PP1484	PROBEPOINT_SM	m72[7A6]	Q9001	TRA_2N7002_SOT23-LF	m72[90B7]	R2423	RES_402	m72[24A3]	R3401	RES_402	m72[34C7]	PP1485	PROBEPOINT_SM	m72[7A6]	Q9411	TRA_2N7002DW_SOT-363	m72[94D2 94C2]	R2424	RES_402	m72[24A3]	R3410	RES_402	m72[34A5]	PP1486	PROBEPOINT_SM	m72[7A6]	R600	RES_402	m72[6A7]	R2425	RES_402	m72[24A3]	R3720	RES_402	m72[37C6]	PP1487	PROBEPOINT_SM	m72[7A6]	R602	RES_402	m72[6A8]	R2426	RES_402	m72[24A3]	R3740	RES_402	m72[37B7]	PP1488	PROBEPOINT_SM	m72[7A6]	R604	RES_402	m72[6B7]	R2427	RES_402	m72[24A3]	R3741	RES_402	m72[37B7]	PP1489	PROBEPOINT_SM	m72[7A6]	R605	RES_603	m72[6A6]	R2428	RES_402	m72[24A3]	R3742	RES_402	m72[37B6]	PP1490	PROBEPOINT_SM	m72[7A6]	R610	RES_402	m72[6D6]	R2429	RES_402	m72[24A3]	R3743	RES_402	m72[37B6]	PP1491	PROBEPOINT_SM	m72[7A6]	R1002	RES_402	m72[10D5]	R2430	RES_402	m72[24A3]	R3744	RES_402	m72[37B6]	PP1492	PROBEPOINT_SM	m72[7A6]	R1003	RES_402	m72[10C5]	R2431	RES_402	m72[24A3]	R3745	RES_402	m72[37B5]	PP1493	PROBEPOINT_SM	m72[7A6]	R1004	RES_402	m72[10C5]	R2432	RES_402	m72[24A3]	R3746	RES_402	m72[37B5]	PP1494	PROBEPOINT_SM	m72[7A6]	R1005	RES_402	m72[10B5]	R2433	RES_402	m72[24A3]	R3747	RES_402	m72[37B5]	PP1500	PROBEPOINT_SM	m72[7C7]	R1006	RES_402	m72[10B5]	R2436	RES_402	m72[24A3]	R3760	RES_402	m72[37C2]	PP2101	PROBEPOINT_SM	m72[7C7]	R1007	RES_402	m72[10A4]	R2437	RES_402	m72[24A3]	R3765	RES_402	m72[37B2]	PP2102	PROBEPOINT_SM	m72[7C7]	R1012	RES_402	m72[10A4]	R2438	RES_402	m72[24A3]	R3780	RES_402	m72[37B2]	PP2103	PROBEPOINT_SM	m72[7B7]	R1016	RES_402	m72[10B1]	R2439	RES_402	m72[24A3]	R3781	RES_402	m72[37B2]	PP2104	PROBEPOINT_SM	m72[7B7]	R1017	RES_402	m72[10B1]	R2440	RES_402	m72[24A3]	R3801	RES_402	m72[38C6]	PP2105	PROBEPOINT_SM	m72[7B7]	R1018	RES_402	m72[10B1]	R2441	RES_402	m72[24A3]	R3811	RES_402	m72[38A5]	PP2106	PROBEPOINT_SM	m72[7B7]	R1019	RES_402	m72[10B1]	R2442	RES_402	m72[24A3]	R3820	RES_603	m72[38B8]	PP2107	PROBEPOINT_SM	m72[7B7]	R1020	RES_402	m72[10B7]	R2443	RES_402	m72[24A3]	R3821	RES_603	m72[38B8]	PP2108	PROBEPOINT_SM	m72[7B7]	R1021	RES_402	m72[10B7]	R2444	RES_402	m72[24A3]	R3880	RES_402	m72[38D3]	PP2109	PROBEPOINT_SM	m72[7B7]	R1022	RES_402	m72[10A7]	R2445	RES_402	m72[24A3]	R3890	RES_603	m72[38C2]	PP2110	PROBEPOINT_SM	m72[7B7]	R1023	RES_402	m72[10A7]	R2446	RES_402	m72[24A3]	R3900	RES_805	m72[39D7]	PP2111	PROBEPOINT_SM	m72[7B7]	R1024	RES_402	m72[10A7]	R2447	RES_402	m72[24A3]	R3901	RES_603	m72[39A7]	PP2112	PROBEPOINT_SM	m72[7B7]	R1030	RES_402	m72[10A4]	R2448	RES_402	m72[24A3]	R3902	RES_603	m72[39A7]	PP2113	PROBEPOINT_SM	m72[7B7]	R1100	RES_402	m72[11B5]	R2449	RES_402	m72[24A3]	R3903	RES_603	m72[39A7]	PP2114	PROBEPOINT_SM	m72[7B7]	R1101	RES_402	m72[11A5]	R2450	RES_402	m72[24A3]	R3904	RES_603	m72[39A6]	PP2115	PROBEPOINT_SM	m72[7B7]	R1290	RES_402	m72[12C2]	R2451	RES_402	m72[24A3]	R3910	RES_402	m72[39A4]	PP2116	PROBEPOINT_SM	m72[7B7]	R1291	RES_402	m72[12C2]	R2452	RES_402	m72[24A3]	R3911	RES_402	m72[39A4]	PP2117	PROBEPOINT_SM	m72[7B7]	R1292	RES_402	m72[12C2]	R2453	RES_402	m72[24A3]	R3912	RES_402	m72[39A4]	PP2118	PROBEPOINT_SM	m72[7B7]	R1293	RES_402	m72[12C2]	R2454	RES_402	m72[24A3]	R3913	RES_402	m72[39A4]	PP2119	PROBEPOINT_SM	m72[7B7]	R1294	RES_402	m72[12C2]	R2455	RES_402	m72[24A3]	R4000	RES_402	m72[40B6]	PP2120	PROBEPOINT_SM	m72[7B7]	R1295	RES_402	m72[12C2]	R2456	RES_402	m72[24A3]	R4001	RES_402	m72[40C7]	PP2121	PROBEPOINT_SM	m72[7A7]	R1296	RES_402	m72[12C2]	R2457	RES_402	m72[24A3]	R4002	RES_402	m72[40C7]	PP2122	PROBEPOINT_SM	m72[7A7]	R1303	RES_402	m72[13B2]	R2458	RES_402	m72[24A3]	R4010	RES_402	m72[40C2]	PP2123	PROBEPOINT_SM	m72[7A7]	R1315	RES_402	m72[13C6]	R2459	RES_402	m72[24A3]	R4011	RES_402	m72[40B2]	PP2124	PROBEPOINT_SM	m72[7A7]	R1330	RES_402	m72[13C5]	R2500	RES_603	m72[25A8]	R4012	RES_402	m72[40B2]	PP2125	PROBEPOINT_SM	m72[7A7]	R1331	RES_402	m72[13C5]	R2501	RES_402	m72[25A8]	R4013	RES_402	m72[40C2]	PP2126	PROBEPOINT_SM	m72[7A7]	R1399	RES_402	m72[13C7]	R2502	RES_402	m72[25A8]	R4080	RES_402	m72[40B8]	PP2127	PROBEPOINT_SM	m72[7A7]	R1410	RES_402	m72[14B6]	R2503	RES_402	m72[25A8]	R4090	RES_402	m72[40B6]	PP2128	PROBEPOINT_SM	m72[7A7]	R1411	RES_402	m72[14A6]	R2504	RES_402	m72[25A8]	R4200	RES_402	m72[42C7]	PP2129	PROBEPOINT_SM	m72[7A7]	R1415	RES_402	m72[14A6]	R2505	RES_402	m72[25A8]	R4250	RES_402	m72[42D3]	PP2130	PROBEPOINT_SM	m72[7A7]	R1420	RES_402	m72[14B6]	R2506	RES_402	m72[25A8]	R4251	RES_402	m72[42D2]	PP2131	PROBEPOINT_SM	m72[7A7]	R1421	RES_402	m72[14B6]	R2507	RES_402	m72[25A8]	R4252	RES_402	m72[42D2]	PP2132	PROBEPOINT_SM	m72[7A7]	R1425	RES_402	m72[14A7]	R2508	RES_402	m72[25A8]	R4260	RES_402	m72[42C3]	PP2133	PROBEPOINT_SM	m72[7B7]	R1426	RES_402	m72[14A7]	R2509	RES_402	m72[25A8]	R4261	RES_402	m72[42C2]	PP3700	PROBEPOINT_SM	m72[7D5]	R1510	RES_402	m72[15B3]	R2510	RES_402	m72[25A8]	R4262	RES_402	m72[42C2]	PP3701	PROBEPOINT_SM	m72[7D5]	R1610	RES_402	m72[16C2]	R2511	RES_402	m72[25A8]	R4300	RES_402	m72[43D7]	PP3702	PROBEPOINT_SM	m72[7D5]	R1611	RES_402	m72[16C2]	R2512	RES_402	m72[25A8]	R4301	RES_2512	m72[43D7]	PP3703	PROBEPOINT_SM	m72[7D5]	R1612	RES_402	m72[16C1]	R2513	RES_402	m72[25A8]	R4302	RES_805	m72[43D7]	PP3704	PROBEPOINT_SM	m72[7D5]	R1613	RES_402	m72[16B7]	R2514	RES_402	m72[25A8]	R4335	RES_402	m72[43B2]	PP4000	PROBEPOINT_SM	m72[7D5]	R1614	RES_402	m72[16A3]	R



--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--